Related Experiment Video
Updated: May 15, 2026

Theoretical Calculation and Experimental Verification for Dislocation Reduction in Germanium Epitaxial Layers with Semicylindrical Voids on Silicon
Published on: July 17, 2020
Interface Engineering and Substitutional Doping in In2Ge2Te6 for High-Performance 2D p-Type FETs and CMOS Devices
Tong Zhao1, Jialin Yang1, Tingting Guo1
1MIIT Key Laboratory of Advanced Display Materials and Devices, Jiangsu Engineering Research Center for Quantum Dot Display, Institute of Optoelectronics & Nanomaterials, School of Materials Science and Engineering, Nanjing University of Science and Technology, Nanjing, China.
None:
The metal-semiconductor contact interface is crucial for the performance of devices made from two-dimensional (2D) semiconductors, as it significantly influences the efficiency of charge carrier injection into the semiconductor channel. However, creating high-performance contacts for emerging 2D semiconductors, especially p-type semiconductors, presents several challenges. The performance of p-type devices is often limited by Fermi-level pinning and defect-mediated scattering at the interfaces, which create parasitic barriers that increase contact resistance. In this study, we focused on the low effective mass p-type semiconductor In2Ge2Te6 to systematically explore the combined effects of interface contact and doping engineering on optimizing device performance. Introducing optimized electrode and region-selective oxygen doping reduced the Schottky barrier height from 63 to 36 meV and decreased the contact resistance from 1.3 to 0.6 kΩ µm, through matching work function and creating an impurity band that optimizes band alignment. Furthermore, we constructed an In2Ge2Te6/MoS2 complementary metal oxide semiconductor (CMOS) device, achieving an impressive voltage gain of 140 at VDD = 5 V and a low peak static power consumption of 2.9 nW at VDD = 1 V. This research presents a straightforward strategy for reducing contact barriers and enhancing performance in 2D p-type field-effect transistors (FETs) and CMOS devices.
Related Concept Videos
Field Effect Transistor
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no current...
MOSFET
In an n-MOSFET, the structure includes n-type source and drain...
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the gate...
Types of Semiconductors
Metal-Semiconductor Junctions
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The semiconductor's...

