Updated: May 28, 2026

Characterization of SiN Integrated Optical Phased Arrays on a Wafer-Scale Test Station
Published on: April 1, 2020
Mehdi Bejani1,2, Alessia Galli2, Riccardo Vettori2
1Department of Civil and Environmental Engineering, Politecnico di Milano, 20133 Milano, Italy.
You might also read
Articles linked to this work by shared authors, journal, and citation graph.
Optimized alignment algorithms for Photonic Integrated Circuit (PIC) wafer-level testing significantly boost throughput. Fixed Gradient offers the best reliability, while Variable Gradient provides the fastest alignment for silicon photonics manufacturing.
Area of Science:
Background:
Purpose of the Study:
Main Methods:
Main Results:
Conclusions: