Related Experiment Video
Updated: Jun 11, 2026

A Guide to Structured Illumination TIRF Microscopy at High Speed with Multiple Colors
Published on: May 30, 2016
Optoelectronic co-simulation model for a 3D integrated structure with TSVs based on a micro-ring modulator and driver
Abstract:
The 3D optoelectronic integration technology based on micro-ring modulators (MRMs) has been widely applied in co-packaged optics (CPO) and optical input/output (OIO) systems, as it can improve integration density and reduce transmission latency. The through-silicon via (TSV) used for vertical interconnects not only affects the signal integrity of the overall architecture, but its thermal effects also have a critical impact on high-speed channel performance. Establishing an accurate system model incorporating multi-physics is particularly critical for guiding simulations. In this work, we propose an optoelectronic co-simulation framework for MRMs integrated with TSVs with an electrical-thermal coupling effect. We develop a multi-physics simulation workflow that seamlessly links the electrical-thermal model of the TSV with the electrical model of the driver and the optical model of the MRM. By fitting the optical transmission spectrum of the MRM and extracting small-signal parameters, an equivalent circuit model for electro-optical co-simulation is constructed. Ultimately, high-frequency transmission simulation is implemented on the 3D optoelectronic system integrating TSVs, driver, and MRM, and the impact of driver self-heating on system performance is analyzed.
Related Concept Videos
Design Example: Capacitance Multiplier Circuit
The circuit illustrated in Figure 1 below incorporates two op-amps, with the first operating as a voltage follower and the second acting as an inverting amplifier.
Small-signal Diode Model
Small-Signal Analysis of MOSFET Amplifiers
MOSFET Amplifiers
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no current...
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the gate...

