Related Experiment Video
Updated: Oct 10, 2026

Application of a Coupling Agent to Improve the Dielectric Properties of Polymer-Based Nanocomposites
Published on: September 19, 2020
Coupled Bulk-Interfacial Modulation Enables Suppressed Conduction Loss in High-Temperature Polymer Capacitors
1Electronic Materials Research Laboratory & Multifunctional Materials and Structures, Key Laboratory of the Ministry of Education & International Center for Dielectric Research, School of Electronic Science and Engineering, Xi'an Jiaotong University, Xi'an, People's Republic of China.
Abstract:
Polymer film capacitors are widely used in electronic devices and power systems, yet their energy storage performance (ESP) deteriorates significantly under harsh operating conditions. Here, we propose a synergistic strategy that integrates bulk physical crosslinking with interfacial plasma regulation to suppress conduction loss and enhance high-temperature dielectric performance. 4-cyanobenzaldehyde (4-CZ) is incorporated into a polyetherimide (PEI) matrix to construct a noncovalent, electrostatically crosslinked network, which simultaneously constrains polymer chain dynamics and introduces charge-transport barriers, thereby effectively inhibiting carrier migration. In parallel, plasma surface treatment further enhances interfacial trap density and suppresses charge injection. Owing to this synergistic regulation of bulk and interface, the optimized film delivers a discharge energy density (Ud) of ∼7.6 J·cm-3 with an efficiency (η) of 91.8% at 150°C and 670 MV·m-1, markedly outperforming pristine PEI. This work establishes a generalizable design strategy for high-performance all-organic polymer dielectrics toward high-temperature energy storage applications.
Related Concept Videos
Dielectric Polarization in a Capacitor
Capacitor With A Dielectric
Dielectrics are non-conducting materials with no free or loosely bound electrons. When a dielectric is...
MOS Capacitor
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
Design Example: Capacitance Multiplier Circuit
The circuit illustrated in Figure 1 below incorporates two op-amps, with the first operating as a voltage follower and the second acting as an inverting amplifier.
Power Factor Correction

