Search research articles

ABOUT JoVE

Overview Leadership Blog JoVE Help Center

AUTHORS

Publishing Process Editorial Board Scope & Policies Peer Review FAQ Submit

LIBRARIANS

Testimonials Subscriptions Access Resources Library Advisory Board FAQ

RESEARCH

JoVE Journal Methods Collections JoVE Encyclopedia of Experiments Archive

EDUCATION

JoVE Core JoVE Business JoVE Science Education JoVE Lab Manual Faculty Resource Center Faculty Site

Terms & Conditions of Use

Haochen Jiang

1PUBLICATIONS

7CO-AUTHORS

Digital processor architectures

Featured researcher

Get your video featured.

Publish with JoVE

Featured researcher

Get your video featured.

Publish with JoVE

Publications (1)

Sort by Publication Date:

|Jan 29, 2026

A broadband mismatch calibration prototype application-specific integrated circuit for time-interleaved analog-to-digital converter systems.

Jiacheng Guo, Jiajun Qin, Zhikang Chen

Pageof 1

Frequent Collaborators

1 joint publications

Jiacheng Guo

1 joint publications

Jiajun Qin

1 joint publications

Zhikang Chen

1 joint publications

Hua Wu

1 joint publications

Zhe Cao

1 joint publications

Kairen Chen

1 joint publications

Lei Zhao

Frequent Collaborators

1 joint publications

Jiacheng Guo

1 joint publications

Jiajun Qin

1 joint publications

Zhikang Chen

1 joint publications

Hua Wu

Top Related Videos

Gene Digital Circuits Based on CRISPR-Cas Systems and Anti-CRISPR Proteins

Gene Digital Circuits Based on CRISPR-Cas Systems and Anti-CRISPR Proteins

Published on : Oct 18, 2022

See more related videos

Top Related Videos

Gene Digital Circuits Based on CRISPR-Cas Systems and Anti-CRISPR Proteins

Gene Digital Circuits Based on CRISPR-Cas Systems and Anti-CRISPR Proteins

Published on : Oct 18, 2022

See more related videos