Jove
Visualize
Contact Us

Related Concept Videos

Biasing of FET01:22

Biasing of FET

Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the gate...
MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no current...
Small-Signal Analysis of MOSFET Amplifiers01:23

Small-Signal Analysis of MOSFET Amplifiers

In small-signal analysis, a MOSFET transistor amplifier acts as a linear amplifier when operating in its saturation region. The gate-to-source voltage (VGS) of the MOSFET is the sum of the DC biasing voltage and the small time-varying input signal. This combination sets up the operating point and modulates the drain current (ID) that flows from the drain to the source. When a small AC signal is superimposed on the DC bias voltage at the gate, the instantaneous drain current comprises three...
MOS Capacitor01:25

MOS Capacitor

A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
MOSFET Amplifiers01:17

MOSFET Amplifiers

The MOSFET, when operating in its active region, functions as a voltage-controlled current source. In this region, the gate-to-source voltage controls the drain current. This principle underlies the operation of the transconductance MOSFET amplifier. The output current is directed through a load resistor to convert this amplifier into a voltage amplifier. The output voltage is then obtained by subtracting the voltage drop across the load resistance from the supply voltage. This process results...
Schottky Barrier Diode01:27

Schottky Barrier Diode

Schottky barrier diodes are specialized semiconductor devices characterized by their unique construction. This construction involves combining a metal layer with a moderately doped n-type semiconductor material. This combination leads to the formation of a Schottky barrier, a pivotal element that defines the diode's operational characteristics. The core functionality of Schottky barrier diodes is their capacity to allow current to flow in only one direction due to their distinctive...

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Spatial distribution of rare earth elements in seawater and sediments, and bioaccumulation in plankton from the Yellow Sea.

Marine pollution bulletin·2026
Same author

Targeting Oxidative Stress during the Post-Thawing Recovery Window Improves Cryopreservation Outcomes in Human Neural Organoids.

International journal of stem cells·2026
Same author

Comprehensive molecular profiling of the African swine fever virus in Korean wild boars between 2019 and 2024.

Veterinary research·2026
Same author

Recent progress in HfO<sub>2</sub>-based ferroelectric devices with oxide semiconductor channels: a comprehensive review.

Nanoscale advances·2026
Same author

Evaluation of seasonal variations in energy sources and trophic positions of Calanus sinicus and Euphausia pacifica in the central-eastern Yellow Sea using bulk and compound-specific stable isotope analyses.

Marine pollution bulletin·2026
Same author

Evaluation of the vaccine candidate ASFV-MEC-01: safety, efficacy, transmission dynamics, and assessment of reversion to virulence.

Emerging microbes & infections·2026
Same journal

Multi-Wall Carbon Nanotubes, Metal Oxide and Hydroxy-Apatite Nanoparticles Enhanced Plant Growth Promoting Capabilities of Root Endosymbionts of Cowpea (<i>Vigna unguiculata</i> (L.) Walp.).

Journal of nanoscience and nanotechnology·2021
Same journal

Sialic Acid Activated Gold Nanoparticles as Rapid Affordable Reagent for Peste Des Petits Ruminants (PPR) Virus Detection.

Journal of nanoscience and nanotechnology·2021
Same journal

Utilization of Agricultural Waste from Paddy (Rice) Fields for the Synthesis of Nanocellulose.

Journal of nanoscience and nanotechnology·2021
Same journal

Actinobacteria Mediated Nanoparticles: A Pioneering Technology for Agriculture.

Journal of nanoscience and nanotechnology·2021
Same journal

Facile Synthesis of Graphene Oxide Nanocomposites Membranes for Effective Removal of As(III) from Water.

Journal of nanoscience and nanotechnology·2021
Same journal

Capturing of Magnetic Nanoparticles in a Fluidic Channel for Magnetic Drug Targeting.

Journal of nanoscience and nanotechnology·2021
See all related articles
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Experiment Video

Updated: May 27, 2026

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots
15:47

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots

Published on: November 1, 2013

Split-gate-structure 1T DRAM for retention characteristic improvement.

Garam Kim1, Sang Wan Kim, Kyung-Chang Ryoo

  • 1Inter-University Semiconductor Research Center (ISRC) and School of Electrical Engineering, Seoul National University, San 56-1, Shinlim-Dong, Kwanak-Gu, Seoul 151-742, Republic of Korea.

Journal of Nanoscience and Nanotechnology
|November 30, 2011
PubMed
Summary
This summary is machine-generated.

This study introduces a novel split gate structure and bias scheme to significantly improve data retention in capacitor-less 1T DRAM, overcoming key limitations for next-generation memory devices.

More Related Videos

Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping
14:58

Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping

Published on: June 3, 2015

Real-Time DC-dynamic Biasing Method for Switching Time Improvement in Severely Underdamped Fringing-field Electrostatic MEMS Actuators
11:44

Real-Time DC-dynamic Biasing Method for Switching Time Improvement in Severely Underdamped Fringing-field Electrostatic MEMS Actuators

Published on: August 15, 2014

Related Experiment Videos

Last Updated: May 27, 2026

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots
15:47

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots

Published on: November 1, 2013

Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping
14:58

Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping

Published on: June 3, 2015

Real-Time DC-dynamic Biasing Method for Switching Time Improvement in Severely Underdamped Fringing-field Electrostatic MEMS Actuators
11:44

Real-Time DC-dynamic Biasing Method for Switching Time Improvement in Severely Underdamped Fringing-field Electrostatic MEMS Actuators

Published on: August 15, 2014

Area of Science:

  • Semiconductor device physics
  • Materials science
  • Electrical engineering

Background:

  • Conventional 1T-1C DRAM faces fabrication challenges and capacitance instability with scaling.
  • Capacitor-less 1T DRAM offers a promising alternative but suffers from poor data retention.
  • Optimizing bias conditions for both '1' and '0' states in 1T DRAM is currently unachievable.

Purpose of the Study:

  • To propose a split gate structure and hold bias scheme for enhanced data retention in capacitor-less 1T DRAM.
  • To address the simultaneous improvement of '1' and '0' data retention characteristics.
  • To suggest a vertical gate-all-around split-gate structure for high-density, cost-effective memory.

Main Methods:

  • Numerical simulations were employed to validate the proposed split gate structure and bias scheme.
  • A novel vertical gate-all-around split-gate structure was designed.
  • Fabrication methods for the proposed structure were conceptualized.

Main Results:

  • The proposed split gate structure demonstrated a data retention time exceeding 3 seconds.
  • The design facilitates simultaneous improvement of '1' and '0' data retention.
  • The vertical gate-all-around structure is projected to offer high density and a larger sensing margin.

Conclusions:

  • The proposed split gate structure and bias scheme effectively enhance data retention in capacitor-less 1T DRAM.
  • The vertical gate-all-around split-gate architecture presents a viable path for next-generation memory with improved performance and cost-efficiency.
  • This innovation addresses critical commercialization barriers for capacitor-less DRAM.