An improved equivalent simulation model for CMOS integrated Hall plates
Related Experiment Video
Updated: May 26, 2026

Probing C84-embedded Si Substrate Using Scanning Probe Microscopy and Molecular Dynamics
Published on: September 28, 2016
1School of Electronic Science & Engineering, Nanjing University, Nanjing, China. yuex@njupt.edu.cn
Abstract:
An improved equivalent simulation model for a CMOS-integrated Hall plate is described in this paper. Compared with existing models, this model covers voltage dependent non-linear effects, geometrical effects, temperature effects and packaging stress influences, and only includes a small number of physical and technological parameters. In addition, the structure of this model is relatively simple, consisting of a passive network with eight non-linear resistances, four current-controlled voltage sources and four parasitic capacitances. The model has been written in Verilog-A hardware description language and it performed successfully in a Cadence Spectre simulator. The model's simulation results are in good agreement with the classic experimental results reported in the literature.
Related Concept Videos
The Hall Effect
MOS Capacitor
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
Equivalent Capacitance
The following strategies are adopted to calculate...
Equivalent Capacitance
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no current...
Design Example: Capacitance Multiplier Circuit
The circuit illustrated in Figure 1 below incorporates two op-amps, with the first operating as a voltage follower and the second acting as an inverting amplifier.

