Massively parallel neural signal processing: System-on-Chip design with FPGAs.

Karthikeyan Balasubramanian1, Iyad Obeid

  • 1Neural Instrumentation Lab, Temple University, Philadelphia, PA 19122, USA.bkintex@temple.edu

Summary

This study presents a scalable System-on-Chip (SoC) architecture for parallel neural signal processing, featuring a reconfigurable platform with real-time spike detection for extensive neural recordings.