Improvement in the breakdown endurance of high-κ dielectric by utilizing stacking technology and adding sufficient
Chin-Sheng Pang1, Jenn-Gwo Hwu1
1Department of Electrical Engineering and the Graduate Institute of Electronics Engineering, National Taiwan University, Taipei 10617, Taiwan.
Abstract:
Improvement in the time-zero dielectric breakdown (TZDB) endurance of metal-oxide-semiconductor (MOS) capacitor with stacking structure of Al/HfO2/SiO2/Si is demonstrated in this work. The misalignment of the conduction paths between two stacking layers is believed to be effective to increase the breakdown field of the devices. Meanwhile, the resistance of the dielectric after breakdown for device with stacking structure would be less than that of without stacking structure due to a higher breakdown field and larger breakdown power. In addition, the role of interfacial layer (IL) in the control of the interface trap density (D it) and device reliability is also analyzed. Device with a thicker IL introduces a higher breakdown field and also a lower D it. High-resolution transmission electron microscopy (HRTEM) of the samples with different IL thicknesses is provided to confirm that IL is needed for good interfacial property.
Related Concept Videos
Capacitor With A Dielectric
Dielectrics are non-conducting materials with no free or loosely bound electrons. When a dielectric is...
Electrostatic Boundary Conditions in Dielectrics
Consider a case where both the mediums across a boundary are two different dielectric materials. Recall that the electric field and electric displacement are proportional and related through the material's permittivity....
Dielectric Polarization in a Capacitor


