Related Experiment Video
Updated: Apr 18, 2026

Developing High Performance GaP/Si Heterojunction Solar Cells
Published on: November 16, 2018
Performance enhancement of ITO/oxide/semiconductor MOS-structure silicon solar cells with voltage biasing
Wen-Jeng Ho1, Min-Chun Huang1, Yi-Yu Lee1
1Department of Electro-Optical Engineering, National Taipei University of Technology, No. 1, Sec. 3, Zhongxiao E. Road, Taipei 10608, Taiwan.
Abstract:
In this study, we demonstrate the photovoltaic performance enhancement of a p-n junction silicon solar cell using a transparent-antireflective ITO/oxide film deposited on the spacing of the front-side finger electrodes and with a DC voltage applied on the ITO-electrode. The depletion width of the p-n junction under the ITO-electrode was induced and extended while the absorbed volume and built-in electric field were also increased when the biasing voltage was increased. The photocurrent and conversion efficiency were increased because more photo-carriers are generated in a larger absorbed volume and because the carriers transported and collected more effectively due to higher biasing voltage effects. Compared to a reference solar cell (which was biased at 0 V), a conversion efficiency enhancement of 26.57% (from 12.42% to 15.72%) and short-circuit current density enhancement of 42.43% (from 29.51 to 42.03 mA/cm(2)) were obtained as the proposed MOS-structure solar cell biased at 2.5 V. In addition, the capacitance-volt (C-V) measurement was also used to examine the mechanism of photovoltaic performance enhancement due to the depletion width being enlarged by applying a DC voltage on an ITO-electrode.
More Related Videos
08:29Morphology Control for Fully Printable Organic–Inorganic Bulk-heterojunction Solar Cells Based on a Ti-alkoxide and Semiconducting Polymer
Published on: January 10, 2017
14:37Ambient Method for the Production of an Ionically Gated Carbon Nanotube Common Cathode in Tandem Organic Solar Cells
Published on: November 5, 2014
Related Concept Videos
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
Biasing of P-N Junction
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
MOSFET Amplifiers
Diode: Forward bias
The behavior of a diode in forward bias...