Search research articles

Search research articles

Related Experiment Video

Updated: Feb 17, 2026

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices

Published on: July 11, 2025

Chip-scale optical vortex lattice generator on a silicon platform.

Jing Du, Jian Wang

|December 8, 2017

Summary

This summary is machine-generated.

Related Concept Videos

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by

Same author

[Fluid management in orthotopic liver transplantation].

Zhongguo wei zhong bing ji jiu yi xue = Chinese critical care medicine = Zhongguo weizhongbing jijiuyixue·2006

Same author

Electromagnetic modelling of Raman enhancement from nanoscale substrates: a route to estimation of the magnitude of the chemical enhancement mechanism in SERS.

Faraday discussions·2006

Same author

[Experimental study on protective effects of HupA in the treatment of isocarbophos poisoning].

Zhonghua lao dong wei sheng zhi ye bing za zhi = Zhonghua laodong weisheng zhiyebing zazhi = Chinese journal of industrial hygiene and occupational diseases·2006

Same author

[Complete sequence and gene organization of the Tibetan chicken mitochondrial genome].

Yi chuan = Hereditas·2006

Same author

Liver microcirculation after hepatic artery embolization with degradable starch microspheres in vivo.

World journal of gastroenterology·2006

Same author

A recyclable fluorous (S)-pyrrolidine sulfonamide promoted direct, highly enantioselective Michael addition of ketones and aldehydes to nitroolefins in water.

Organic letters·2006

Same journal

Gaussian-modulated continuous-variable quantum key distribution over 60 km fiber using an integrated silicon photonic receiver.

Optics letters·2026

Same journal

E2E-OCT: end-to-end joint learning model using optical coherence tomography images for vocal cord leukoplakia diagnosis.

Optics letters·2026

Same journal

Holographic generation of panoramic 3D scenes by concave ellipsoidal mirror reflection.

Optics letters·2026

Same journal

Dual-pilot phase recovery with pair-wise maximum-ratio combining for coherent PONs.

Optics letters·2026

Same journal

Mapping the whispering gallery modes of a CaF<sub>2</sub> disk resonator with half-tapered fibers to estimate the fundamental mode volume.

Optics letters·2026

Same journal

Quantitative estimation of deep-subwavelength scale via dark-field scattering axial energy concentration decay profiles.

Optics letters·2026

See all related articles

ABOUT JoVE

Overview Leadership Blog JoVE Help Center

AUTHORS

Publishing Process Editorial Board Scope & Policies Peer Review FAQ Submit

LIBRARIANS

Testimonials Subscriptions Access Resources Library Advisory Board FAQ

RESEARCH

JoVE Journal Methods Collections JoVE Encyclopedia of Experiments Archive

EDUCATION

JoVE Core JoVE Business JoVE Science Education JoVE Lab Manual Faculty Resource Center Faculty Site

Terms & Conditions of Use

Researchers developed a compact on-chip optical vortex (OV) lattice emitter using silicon photonics. This device, based on three-plane-wave interference, simplifies the generation of complex light structures for advanced applications.

Area of Science:

Photonics and Optical Science
Integrated Optics
Quantum Information Science

Background:

Optical vortices (OVs) with isolated field singularities are crucial in diverse scientific fields.
OV lattices, networks of OVs, offer advanced applications in optical metrology, manipulation, and quantum processing.
Conventional OV lattice generation methods use bulky diffractive optical elements, limiting miniaturization and integration.

Purpose of the Study:

To present a simple, compact, and on-chip optical vortex lattice emitter.
To leverage silicon photonics platforms for integrated generation of OV lattices.
To overcome the limitations of bulky traditional optical elements for OV lattice generation.

Main Methods:

Design and fabrication of an on-chip emitter using silicon photonics.

More Related Videos

Characterization of SiN Integrated Optical Phased Arrays on a Wafer-Scale Test Station

Characterization of SiN Integrated Optical Phased Arrays on a Wafer-Scale Test Station

Published on: April 1, 2020

Measurement of Quantum Interference in a Silicon Ring Resonator Photon Source

Measurement of Quantum Interference in a Silicon Ring Resonator Photon Source

Published on: April 4, 2017

Related Experiment Videos

Last Updated: Feb 17, 2026

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices

Published on: July 11, 2025

Characterization of SiN Integrated Optical Phased Arrays on a Wafer-Scale Test Station

Characterization of SiN Integrated Optical Phased Arrays on a Wafer-Scale Test Station

Published on: April 1, 2020

Measurement of Quantum Interference in a Silicon Ring Resonator Photon Source

Measurement of Quantum Interference in a Silicon Ring Resonator Photon Source

Published on: April 4, 2017

Utilized three-plane-wave interference as the core generation principle.

Incorporated three parallel waveguides with etched tilt gratings for controlled light emission.

Main Results:

Successfully demonstrated a compact on-chip OV lattice emitter.
The emitter generates an OV lattice above the silicon chip via flexible light emission from tilt gratings.
The device operates on the principle of three-plane-wave interference.

Conclusions:

The developed on-chip OV lattice emitter offers a simplified and miniaturized solution.
This technology may enable the generation, manipulation, and detection of OV lattices using photonic integrated circuits.
Paves the way for advanced applications in metrology, manipulation, and quantum processing on a chip.