Related Experiment Video
Updated: Feb 16, 2026

Developing High Performance GaP/Si Heterojunction Solar Cells
Published on: November 16, 2018
Excellent Rectifying Properties of the n-3C-SiC/p-Si Heterojunction Subjected to High Temperature Annealing for
Philip Tanner1, Alan Iacopi2, Hoang-Phuong Phan2
1Queensland Micro and Nanotechnology Centre, Griffith University, Queensland, 4111, Australia. P.Tanner@griffith.edu.au.
Abstract:
This work examines the stability of epitaxial 3C-SiC/Si heterojunctions subjected to heat treatments between 1000 °C and 1300 °C. Because of the potential for silicon carbide in high temperature and harsh environment applications, and the economic advantages of growing the 3C-SiC polytype on large diameter silicon wafers, its stability after high temperature processing is an important consideration. Yet recently, this has been thrown into question by claims that the heterojunction suffers catastrophic degradation at temperatures above 1000 °C. Here we present results showing that the heterojunction maintains excellent diode characteristics following heat treatment up to 1100 °C and while some changes were observed between 1100 °C and 1300 °C, diodes maintained their rectifying characteristics, enabling compatibility with a large range of device fabrication. The parameters of as-grown diodes were J0 = 1 × 10-11 A/mm2, n = 1.02, and +/-2V rectification ratio of 9 × 106. Capacitance and thermal current-voltage analysis was used to characterize the excess current leakage mechanism. The change in diode characteristics depends on diode area, with larger areas (1 mm2) having reduced rectification ratio while smaller areas (0.04 mm2) maintained excellent characteristics of J0 = 2 × 10-10 A/mm2, n = 1.28, and +/-2V ratio of 3 × 106. This points to localized defect regions degrading after heat treatment rather than a fundamental issue of the heterojunction.
Related Concept Videos
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
Biasing of P-N Junction
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
Metal-Semiconductor Junctions
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
Types of Semiconductors
P-N junction

