Related Experiment Video
Updated: Dec 3, 2025

14:58
Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping
Published on: June 3, 2015
15.2K
Single-Electron Operation of a Silicon-CMOS 2 × 2 Quantum Dot Array with Integrated Charge Sensing
Will Gilbert1, Andre Saraiva1, Wee Han Lim1
1School of Electrical Engineering and Telecommunications, The University of New South Wales, Sydney, New South Wales 2052, Australia.
Nano Letters
|October 27, 2020
Summary
Researchers demonstrate advanced control of quantum dots in CMOS nanowires using a remote single electron transistor (SET). This enables precise charge sensing and control for spin-based quantum computing, paving the way for scalable quantum technologies.
Area of Science:
- Quantum Computing
- Nanotechnology
- Semiconductor Physics
Background:
- CMOS technology offers advanced nanoscale integration for quantum computing.
- Early CMOS quantum dot devices show promise but lack individual electron control seen in university designs.
Purpose of the Study:
- To demonstrate remote charge sensing and control of quantum dots in CMOS nanowires.
- To enable the formation of a 2x2 array of quantum dots for quantum information processing.
Main Methods:
- Utilized a remote single electron transistor (SET) in an adjacent nanowire for measurement.
- Employed floating coupling gates to controllably form ancillary quantum dots.
- Applied effective mass theory to optimize geometrical parameters for interdot tunnel rates.
Main Results:
- Achieved charge sensing down to the last electron in each quantum dot.
- Demonstrated controllable formation of ancillary quantum dots under floating gates.
- Enabled precise control over a 2x2 array of quantum dots.
Conclusions:
- Remote SET measurement in CMOS nanowires provides advanced control over quantum dots.
- This approach is crucial for developing scalable spin-based quantum computing architectures.
- Optimizing device geometry is key to achieving necessary interdot tunnel rates for quantum computation.
Related Concept Videos
MOS Capacitor
1.3K
A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
1.3K
MOSFET: Enhancement Mode
643
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
643

