Related Experiment Video
Updated: Nov 30, 2025

11:24
Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices
Published on: July 11, 2025
12.2K
Insulating SiO2 under Centimeter-Scale, Single-Crystal Graphene Enables Electronic-Device Fabrication
Hui Guo1,2, Xueyan Wang1,2, Li Huang1,3
1Institute of Physics and University of Chinese Academy of Sciences, Chinese Academy of Sciences, Beijing 100190, P. R. China.
Nano Letters
|November 17, 2020
Summary
This study presents a transfer-free method to grow large, single-crystal graphene directly on silicon dioxide (SiO2). This breakthrough overcomes limitations of previous techniques, enabling high-quality graphene for advanced electronic devices.
Area of Science:
- Materials Science
- Condensed Matter Physics
- Nanotechnology
Background:
- Graphene integration on silicon dioxide (SiO2) is crucial for semiconductor electronics.
- Existing methods like transfer or direct growth face challenges such as small grain size and contamination.
- A need exists for scalable, high-quality graphene integration on insulating substrates.
Purpose of the Study:
- To develop an efficient, transfer-free method for integrating centimeter-scale, single-crystal graphene onto SiO2.
- To demonstrate the suitability of this graphene for electronic device applications.
- To establish a reliable platform for large-scale graphene electronics.
Main Methods:
- Epitaxial growth of single-crystal graphene on Ruthenium (Ru(0001)).
- Stepwise intercalation of silicon and oxygen to grow a silicon dioxide (SiO2) film underneath the graphene.
- Fabrication of in situ Hall bar devices for electrical characterization.
Main Results:
- Successful integration of centimeter-scale, single-crystal graphene on SiO2.
- Production of both thin crystalline and thicker amorphous SiO2 films.
- Verification of the insulating properties of the amorphous SiO2 via transport measurements.
- Confirmation of device-quality graphene through Shubnikov-de Haas oscillations, integer quantum Hall effect, and weak antilocalization.
Conclusions:
- The developed method offers an efficient, transfer-free route to high-quality, large-scale graphene on SiO2.
- This technique overcomes significant limitations of previous graphene integration strategies.
- The findings provide a robust platform for the advancement of graphene-based electronics.

