Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Schottky Barrier Diode01:27

Schottky Barrier Diode

570
Schottky barrier diodes are specialized semiconductor devices characterized by their unique construction. This construction involves combining a metal layer with a moderately doped n-type semiconductor material. This combination leads to the formation of a Schottky barrier, a pivotal element that defines the diode's operational characteristics. The core functionality of Schottky barrier diodes is their capacity to allow current to flow in only one direction due to their distinctive...
570
MOS Capacitor01:25

MOS Capacitor

1.1K
A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
1.1K
Bipolar Junction Transistor01:22

Bipolar Junction Transistor

1.1K
Bipolar Junction Transistors (BJTs) are essential elements in electronic circuits, playing a crucial role in the functionality of amplifiers, memories, and microprocessors. These transistors can be designed as NPN or PNP based on their doping patterns. They consist of three layers: the emitter, base, and collector. The configuration of these layers and their respective doping levels—with N-type or P-type impurities—define the transistor's type and its operational...
1.1K
Configurations of BJT01:16

Configurations of BJT

759
Bipolar Junction Transistors (BJTs) are categorized into various types based on their configurations, each with distinct characteristics and applications. The configurations are primarily differentiated by which terminal—base, emitter, or collector—is common to both the input and output circuits.
The common base configuration is noted for its high voltage gain, positioning it as an ideal choice for single-stage amplifier circuits, such as microphone pre-amplifiers. A notable...
759
Biasing of P-N Junction01:16

Biasing of P-N Junction

1.1K
The operation of a p-n junction diode involves various biasing conditions, including forward bias, reverse bias, and equilibrium.
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
1.1K
Biasing of Metal-Semiconductor Junctions01:27

Biasing of Metal-Semiconductor Junctions

380
Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
380

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Dynamic Probing of Neutron-Induced Reliability Degradation in MoS<sub>2</sub> and WS<sub>2</sub> Transistors.

ACS applied materials & interfaces·2026
Same author

Exploring Spatial Distribution of Intrinsic Oxide Trap by Decoupling Channel Thickness Effects in Amorphous IGZO TFTs.

ACS applied materials & interfaces·2026
Same author

Metal-Induced Oxygen Diffusion-Aware Design of a-IGZO TFTs for Boosting Performance.

ACS applied materials & interfaces·2026
Same author

Deep learning-assisted, pathogenesis-informed lung histopathology scoring in preclinical mouse models of SARS-CoV-2 and influenza A infection.

Frontiers in immunology·2026
Same author

Emergence of unconventional ferroelectric phase in ultrathin Hf<sub>0.5</sub>Zr<sub>0.5</sub>O<sub>2</sub> films.

Science advances·2026
Same author

Reconfigurable Adaptive Synapse and Logic Device by Ambipolar Ferroelectric Semiconductor.

Small (Weinheim an der Bergstrasse, Germany)·2026

Related Experiment Video

Updated: Oct 22, 2025

Theoretical Calculation and Experimental Verification for Dislocation Reduction in Germanium Epitaxial Layers with Semicylindrical Voids on Silicon
06:57

Theoretical Calculation and Experimental Verification for Dislocation Reduction in Germanium Epitaxial Layers with Semicylindrical Voids on Silicon

Published on: July 17, 2020

2.4K

Gateless and Capacitorless Germanium Biristor with a Vertical Pillar Structure.

Hagyoul Bae1,2, Geon-Beom Lee2, Jae Hur3

  • 1School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47907, USA.

Micromachines
|August 27, 2021
PubMed
Summary

Researchers developed a novel germanium (Ge) bi-stable resistor (biristor) for memory devices. This vertical Ge biristor operates at lower voltages with high current, outperforming silicon counterparts.

Keywords:
DRAMGe biristoramorphous carbon layercapacitorless structuregateless structurevertical memory

More Related Videos

Epitaxial Growth of Perovskite Strontium Titanate on Germanium via Atomic Layer Deposition
09:45

Epitaxial Growth of Perovskite Strontium Titanate on Germanium via Atomic Layer Deposition

Published on: July 26, 2016

12.5K
Rendering SiO2/Si Surfaces Omniphobic by Carving Gas-Entrapping Microtextures Comprising Reentrant and Doubly Reentrant Cavities or Pillars
08:02

Rendering SiO2/Si Surfaces Omniphobic by Carving Gas-Entrapping Microtextures Comprising Reentrant and Doubly Reentrant Cavities or Pillars

Published on: February 11, 2020

9.1K

Related Experiment Videos

Last Updated: Oct 22, 2025

Theoretical Calculation and Experimental Verification for Dislocation Reduction in Germanium Epitaxial Layers with Semicylindrical Voids on Silicon
06:57

Theoretical Calculation and Experimental Verification for Dislocation Reduction in Germanium Epitaxial Layers with Semicylindrical Voids on Silicon

Published on: July 17, 2020

2.4K
Epitaxial Growth of Perovskite Strontium Titanate on Germanium via Atomic Layer Deposition
09:45

Epitaxial Growth of Perovskite Strontium Titanate on Germanium via Atomic Layer Deposition

Published on: July 26, 2016

12.5K
Rendering SiO2/Si Surfaces Omniphobic by Carving Gas-Entrapping Microtextures Comprising Reentrant and Doubly Reentrant Cavities or Pillars
08:02

Rendering SiO2/Si Surfaces Omniphobic by Carving Gas-Entrapping Microtextures Comprising Reentrant and Doubly Reentrant Cavities or Pillars

Published on: February 11, 2020

9.1K

Area of Science:

  • Semiconductor Physics
  • Materials Science
  • Device Engineering

Background:

  • Bi-stable resistors (biristors) offer memory capabilities due to their hysteretic current-voltage characteristics.
  • Previous biristor implementations have limitations in operating voltage and current.

Purpose of the Study:

  • To develop a novel germanium (Ge) bi-stable resistor (biristor) with a vertical pillar structure.
  • To investigate its potential for memory device applications.

Main Methods:

  • Fabrication of a vertical Ge pillar-typed biristor on a bulk substrate.
  • Utilized an amorphous carbon layer for surface protection during pillar formation.
  • Characterized the current-voltage (I-V) hysteresis of the device.

Main Results:

  • Successfully implemented a novel Ge biristor with a vertical pillar structure.
  • Achieved a hysteretic I-V characteristic enabling sustainable binary states (high/low current at the same voltage).
  • Demonstrated lower operating voltage and higher current compared to silicon biristors, attributed to Ge's low energy bandgap.

Conclusions:

  • The novel Ge pillar-typed biristor is a viable candidate for next-generation memory devices.
  • The device's performance advantages stem from the intrinsic properties of germanium.
  • Further research can explore optimization for enhanced memory applications.