Related Experiment Video
Updated: Oct 15, 2025

05:39
Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
Published on: August 2, 2019
9.8K
Low Resistance Asymmetric III-Nitride Tunnel Junctions Designed by Machine Learning.
Rongyu Lin1, Peng Han2, Yue Wang1
1Advanced Semiconductor Laboratory, King Abdullah University of Science and Technology, Thuwal 23955, Saudi Arabia.
Nanomaterials (Basel, Switzerland)
|October 23, 2021
Summary
We developed an asymmetric tunnel junction (TJ) for III-nitride devices, significantly reducing TJ resistance. This innovation optimizes performance in high-current electronic and optical applications.
Area of Science:
- Materials Science
- Semiconductor Physics
- Device Engineering
Background:
- Tunnel junctions (TJs) are critical components in III-nitride electronic and optical devices.
- A key challenge in TJ design is minimizing resistance at high current densities.
Purpose of the Study:
- To propose and investigate a novel asymmetric p-AlGaN/i-InGaN/n-AlGaN tunnel junction structure.
- To develop a machine learning model for predicting TJ resistance.
Main Methods:
- Simulations of p-AlGaN/i-InGaN/n-AlGaN TJs using TCAD software with varying compositions and layer thicknesses.
- Development of a machine learning model trained on simulation data for real-time TJ resistance prediction.
- Prediction of resistances for 22,254 distinct TJ structures.
Main Results:
- An asymmetric TJ structure (p-Al0.7Ga0.3N/i-In0.2Ga0.8N/n-Al0.3Ga0.7N) demonstrated seven times lower resistance compared to a symmetric counterpart.
- The machine learning model enables efficient, real-time prediction of TJ resistance.
- Optimized Al composition in the p-layer significantly impacts TJ resistance.
Conclusions:
- The proposed asymmetric TJ structure offers a significant improvement in reducing resistance for III-nitride devices.
- This work introduces a new paradigm for designing efficient III-nitride tunnel junctions.
- The developed machine learning tool accelerates the design and optimization process for future devices.
Related Concept Videos
Biasing of Metal-Semiconductor Junctions
363
Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
363
P-N junction
750
A p-n junction is formed when p-type and n-type semiconductor materials are joined together. At the interface of the p-n junction, holes from the p-side and electrons from the n-side begin to diffuse into the opposite sides due to the concentration gradient. This diffusion of carriers leads to a region around the junction where there are no free charge carriers, known as the depletion region. The charge density within the depletion region for the n-side and p-side can be described by the...
750
Biasing of P-N Junction
1.1K
The operation of a p-n junction diode involves various biasing conditions, including forward bias, reverse bias, and equilibrium.
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
1.1K
Metal-Semiconductor Junctions
566
The contact of metal and semiconductor can lead to the formation of a junction with either Schottky or Ohmic behavior.
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
566
Biasing of FET
391
Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
391
MOSFET: Enhancement Mode
525
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
525

