A Crest Factor Reduction Technique for LTE Signals with Target Relaxation in Power Amplifier Linearization
José Ricardo Cárdenas-Valdez1, Jose Alejandro Galaviz-Aguilar2, Cesar Vargas-Rosales2
1IT de Tijuana, Tecnológico Nacional de México, Tijuana 22435, Mexico.
Abstract:
The signal conditioning treatment to achieve good relation of power with radio-frequency (RF) conversion in conventional transceiver systems require precise baseband models. A developed framework is built to provide a demonstration of the modeling figures of merit with orthogonal frequency division multiplexing (OFDM) support under signal conditioning and transmission restrictions to waveforms with high peak to average power ratio (PAPR) in practical applications. Therefore, peak and average power levels have to be limited to correct high PAPR for a better suited correction power from the amplifier that can lead to compression or clipping in the signal of interest. This work presents an alternative joint crest factor reduction (CFR) algorithm to correct the performance of PAPR. A real-time field-programmable gate array (FPGA) testbed is developed to characterize and measure the behavior of an amplifier using a single-carrier 64-QAM OFDM based on long-term evolution (LTE) downlink at 2.40 GHz as stimulus, across wide modulation bandwidths. The results demonstrate that the CFR accuracy capabilities for the signal conditioning show a reliable clipping reduction to give a smooth version of the clipping signal and provide a factor of correction for the unwanted out-of-band emission validated according to the adjacent channel power ratio (ACPR), PAPR, peak power, complementary cumulative distribution function (CCDF), and error vector magnitude (EVM) figures of merit.
More Related Videos
Related Concept Videos
Load-frequency control
Power Factor Correction
Double Resonance Techniques: Overview
Spin decoupling is usually achieved by...
Resonance in an AC Circuit
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
Time and frequency -Domain Interpretation of Phase-lag Control
Phase-lag controllers do not place a pole at zero, but instead influence the steady-state error by amplifying any...


