Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

MOS Capacitor01:25

MOS Capacitor

920
A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
920
MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

448
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
448
Characteristics of MOSFET01:17

Characteristics of MOSFET

468
Metal-oxide-semiconductor field-effect Transistors, or MOSFETs, play a critical role in electronic circuits. They are primarily utilized for amplifying and switching signals.
Various vital parameters influence their functionality, which is crucial for theory and electronics applications. First, channel dimensions, precisely length, and width, are pivotal. The size of these channels affects the transistor's ability to carry current and switching speeds; shorter channels typically enable...
468
Metal-Semiconductor Junctions01:24

Metal-Semiconductor Junctions

437
The contact of metal and semiconductor can lead to the formation of a junction with either Schottky or Ohmic behavior.
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
437
Biasing of Metal-Semiconductor Junctions01:27

Biasing of Metal-Semiconductor Junctions

313
Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
313
MOSFET: Depletion Mode01:20

MOSFET: Depletion Mode

450
Depletion-mode MOSFETs represent a unique subset of MOSFET technology, functioning fundamentally differently from their enhancement-mode counterparts. Unlike enhancement MOSFETs, which require a positive gate-source voltage (Vgs) to turn on, depletion-mode MOSFETs are inherently conductive and "normally on" devices.
The primary characteristic of depletion-mode MOSFETs is their ability to conduct current between the drain and source terminals without gate bias. This inherent conductivity...
450

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Device-scaling constraints imposed by the van der Waals gap formed in two-dimensional materials.

Science (New York, N.Y.)·2026
Same author

Near-zero hysteresis van der Waals MnAl<sub>2</sub>S<sub>4</sub> field-effect transistors with low minimal threshold voltage degradation and high thermal stability.

Communications materials·2026
Same author

A standardized approach to characterize hysteresis in 2D-materials-based transistors for stability benchmarking and performance projection.

Nature communications·2025
Same author

Computer processors built from 2D materials.

Nature·2025
Same author

Stability and Reliability of van der Waals High-κ SrTiO<sub>3</sub> Field-Effect Transistors with Small Hysteresis.

ACS nano·2025
Same author

Two-dimensional Bi<sub>2</sub>SeO<sub>2</sub> and Its Native Insulators for Next-Generation Nanoelectronics.

ACS nano·2025
Same journal

Correction: Jiang et al. Methods for Obtaining One Single Larmor Frequency, Either <i>v</i><sub>1</sub> or <i>v</i><sub>2</sub>, in the Coherent Spin Dynamics of Colloidal Quantum Dots. <i>Nanomaterials</i> 2023, <i>13</i>, 2006.

Nanomaterials (Basel, Switzerland)·2026
Same journal

Correction: Ekman et al. Synthesis, Characterization, and Adsorption Properties of Nitrogen-Doped Nanoporous Biochar: Efficient Removal of Reactive Orange 16 Dye and Colorful Effluents. <i>Nanomaterials</i> 2023, <i>13</i>, 2045.

Nanomaterials (Basel, Switzerland)·2026
Same journal

Ti<sub>3</sub>C<sub>2</sub>T<sub>x</sub>-Based Materials and Coatings for De-Icing and Defogging of Wind Turbine Blades: Materials Basis, Structural Design, Engineering Integration, and Future Opportunities.

Nanomaterials (Basel, Switzerland)·2026
Same journal

Influence of the Ripeness Stages of the Precursors on the Optical Characteristics of Carbon Dots Obtained from Valencia Orange Peels (<i>Citrus sinensis</i> L. Osbeck) by Hydrothermal Synthesis.

Nanomaterials (Basel, Switzerland)·2026
Same journal

Insights into ALD Growth of Al-Based Dielectric Stack on 4H-SiC.

Nanomaterials (Basel, Switzerland)·2026
Same journal

Metal-<i>N</i>-Heterocyclic Carbene Porous Organic Polymers as Efficient Bifunctional Water-Splitting Electrocatalysts.

Nanomaterials (Basel, Switzerland)·2026
See all related articles

Related Experiment Video

Updated: Aug 23, 2025

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

9.7K

Challenges for Nanoscale CMOS Logic Based on Two-Dimensional Materials.

Theresia Knobloch1, Siegfried Selberherr1, Tibor Grasser1

  • 1Institute for Microelectronics, TU Wien, Gußhausstraße 27-29/E360, 1040 Vienna, Austria.

Nanomaterials (Basel, Switzerland)
|October 27, 2022
PubMed
Summary
This summary is machine-generated.

Two-dimensional (2D) materials show promise for next-generation transistors beyond silicon. Overcoming challenges in device scaling, contacts, gate stacks, and integration is crucial for their industrial adoption in ultra-scaled technology nodes.

Keywords:
2D materialsCMOS logicSchottky barrierscharge trapscontact resistancesfield effect transistorsnanoscale devicesnanosheet FETprocess integrationvan der Waals interfaces

More Related Videos

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
05:39

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform

Published on: August 2, 2019

9.7K
Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots
15:47

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots

Published on: November 1, 2013

16.4K

Related Experiment Videos

Last Updated: Aug 23, 2025

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

9.7K
Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
05:39

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform

Published on: August 2, 2019

9.7K
Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots
15:47

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots

Published on: November 1, 2013

16.4K

Area of Science:

  • Materials Science and Engineering
  • Semiconductor Physics
  • Nanotechnology

Background:

  • Silicon-based technology is approaching fundamental scaling limits for ultra-scaled nodes (<12 nm).
  • Two-dimensional (2D) materials offer potential as replacements due to their atomic thinness, high mobility, and superior gate control in nanosheet transistor architectures.

Purpose of the Study:

  • To review critical challenges hindering the wafer-scale integration of 2D materials for complementary metal-oxide-semiconductor (CMOS) logic circuits.
  • To benchmark current progress against targets for the 0.7 nm technology node (International Roadmap for Devices and Systems 2034).

Main Methods:

  • Comprehensive review of recent developments in key areas impacting 2D material-based transistors.
  • Analysis of challenges related to device scaling, contact resistance, gate stack engineering, and wafer-scale process integration.

Main Results:

  • Theoretical projections and experimental prototypes demonstrate the potential of 2D field-effect transistors (FETs).
  • Significant hurdles remain in achieving low-resistive contacts, optimizing gate stacks, and enabling scalable manufacturing processes for 2D materials.

Conclusions:

  • Addressing critical research questions in device scaling, contact formation, gate design, and process integration is essential for industrial adaptation of 2D semiconductor technology.
  • Successful implementation of 2D materials could enable continued advancements in ultra-scaled electronic devices beyond current silicon capabilities.