Related Experiment Video
Updated: Aug 23, 2025

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
Published on: August 2, 2019
Steep-slope transistors enabled with 2D quantum coupling stacks
Parameswari Raju1,2, Hao Zhu3, Yafen Yang3
1Department of Electrical and Computer Engineering, Fairfax, George Mason University, Fairfax, VA 22030, United States of America.
Abstract:
As down scaling of transistors continues, there is a growing interest in developing steep-slope transistors with reduced subthreshold slope (SS) below the Boltzmann limit. In this work, we successfully fabricated steep-slope MoS2transistors by incorporating a graphene layer, inserted in the gate stack. For our comprehensive study, we have applied density functional theory to simulate and calculate the change of SS effected by different 2D quantum materials, including graphene, germanene and 2D topological insulators, inserted within the gate dielectric. This theoretical study showed that graphene/MoS2devices had steep SS (27.2 mV/decade), validating our experimental approach (49.2 mV/decade). Furthermore, the simulations demonstrated very steep SS (8.6 mV/decade) in WTe2/MoS2devices. We conclude that appropriate combination of various 2D quantum materials for the gate-channel stacks, leads to steep SS and is an effective method to extend the scaling of transistors with exceptional performance.
Related Concept Videos
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
MOSFET: Depletion Mode
The primary characteristic of depletion-mode MOSFETs is their ability to conduct current between the drain and source terminals without gate bias. This inherent conductivity...
Biasing of P-N Junction
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
Metal-Semiconductor Junctions
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...

