Related Experiment Video
Updated: Jul 24, 2025

Real-Time DC-dynamic Biasing Method for Switching Time Improvement in Severely Underdamped Fringing-field Electrostatic MEMS Actuators
Published on: August 15, 2014
Multiple-Degree-of-Freedom Modeling and Simulation for Seismic-Grade Sigma-Delta MEMS Capacitive Accelerometers
Xuefeng Wang1, Penghao Zhang1, Shijin Ding1
1State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai 200433, China.
Abstract:
The high-order mechanical resonances of the sensing element in a high-vacuum environment can significantly degrade the noise and distortion performance of seismic-grade sigma-delta MEMS capacitive accelerometers. However, the current modeling approach is unable to evaluate the effects of high-order mechanical resonances. This study proposes a novel multiple-degree-of-freedom (MDOF) model to evaluate the noise and distortion induced by high-order mechanical resonances. Firstly, the MDOF dynamic equations of the sensing element are derived using the principle of modal superposition and Lagrange's equations. Secondly, a fifth-order electromechanical sigma-delta system of the MEMS accelerometer is established in Simulink based on the dynamic equations of the sensing element. Then, the mechanism through which the high-order mechanical resonances degrade the noise and distortion performances is discovered by analyzing the simulated result. Finally, a noise and distortion suppression method is proposed based on the appropriate improvement in high-order natural frequency. The results show that the low-frequency noise drastically decreases from about -120.5 dB to -175.3 dB after the high-order natural frequency increases from about 130 kHz to 455 kHz. The harmonic distortion also reduces significantly.
Related Concept Videos
Spherical and Cylindrical Capacitor
Conventionally, considering the symmetry, the electric field between the concentric shells of a spherical capacitor is directed radially outward. The magnitude of the field,...
Design Example: Capacitance Multiplier Circuit
The circuit illustrated in Figure 1 below incorporates two op-amps, with the first operating as a voltage follower and the second acting as an inverting amplifier.

