Related Experiment Video
Updated: Jul 16, 2025

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots
Published on: November 1, 2013
Parametric Analysis of Indium Gallium Arsenide Wafer-based Thin Body (5 nm) Double-gate MOSFETs for Hybrid RF
Pattunnarajam Paramasivam1, Naveenbalaji Gowthaman2, Viranjay M Srivastava2
1Department of Electronics and Communication Engineering, Prince Shri Venkateshwara Padmavathy Engineering College, Chennai, 600127, India.
Introduction:
The electrical behavior of a high-performance Indium Gallium Arsenide (In- GaAs) wafer-based n-type Double-Gate (DG) MOSFET with a gate length (LG1= LG2) of 2 nm was analyzed. The relationship of channel length, gate length, top and bottom gate oxide layer thickness, a gate oxide material, and the rectangular wafer with upgraded structural characteristics and the parameters, such as switch current ratio (ION/IOFF) and transconductance (Gm) was analyzed for hybrid RF applications.
Methods:
This work was carried out at 300 K utilizing a Non-Equilibrium Green Function (NEGF) mechanism for the proposed DG MOSFET architecture with La2O3 (EOT=1 nm) as gate dielectric oxide and source-drain device length (LSD) of 45 nm. It resulted in a maximum drain current (IDmax) of 4.52 mA, where the drain-source voltage (VDS) varied between 0 V and 0.5 V at the fixed gate to source voltage (VGS) = 0.5 V. The ON current(ION), leakage current (IOFF), and (ION/IOFF) switching current ratios of 1.56 mA, 8.49×10-6 μA, and 18.3×107 μA were obtained when the gate to source voltage (VGS) varied between 0 and 0.5 V at fixed drain-source voltage (VDS)=0.5V.
Results:
The simulated result showed the values of maximum current density (Jmax), one and twodimensional electron density (N1D and N2D), electron mobility (μn), transconductance (Gm), and Subthreshold Slope (SS) are 52.4 μA/m2, 3.6×107 cm-1, 11.36×1012 cm-2, 1417 cm2V-1S-1, 3140 μS/μm, and 178 mV/dec, respectively. The Fermi-Dirac statistics were employed to limit the charge distribution of holes and electrons at a semiconductor-insulator interface. The flat-band voltage (VFB) of - 0.45 V for the fixed threshold voltage greatly impacted the breakdown voltage. The results were obtained by applying carriers to the channels with the (001) axis perpendicular to the gate oxide. The sub-band energy profile and electron density were well implemented and derived using the Non-Equilibrium Green's Function (NEGF) formalism. Further, a few advantages of the proposed heterostructure-based DG MOSFET structure over the other structures were observed.
Conclusion:
This proposed patent design, with a reduction in the leakage current characteristics, is mainly suitable for advanced Silicon-based solid-state CMOS devices, Microelectronics, Nanotechnologies, and future-generation device applications.
Related Concept Videos
Characteristics of MOSFET
Various vital parameters influence their functionality, which is crucial for theory and electronics applications. First, channel dimensions, precisely length, and width, are pivotal. The size of these channels affects the transistor's ability to carry current and switching speeds; shorter channels typically enable...
Small-Signal Analysis of MOSFET Amplifiers
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
MOSFET
In an n-MOSFET, the structure includes n-type source and drain...
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...

