Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

MOS Capacitor01:25

MOS Capacitor

815
A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
815
MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

363
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
363

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

High-Performance and Scalable Ferroelectric Diodes Enabled via 2D-MoS<sub>2</sub> Buffer Layer Under Low Thermal Budget.

Small (Weinheim an der Bergstrasse, Germany)·2025
Same author

Wearable Hyperspectral Photoplethysmography Allows Continuous Monitoring of Exercise-Induced Hypertension.

Advanced science (Weinheim, Baden-Wurttemberg, Germany)·2025
Same author

Strategic Material Design for Highly Reliable QLC 3D V-NAND Using Bypass Resistive Random Access Memory.

ACS applied materials & interfaces·2025
Same author

Interface effect based nano-scale TiO<sub></sub>vertical synapse device for high-density integration in neuromorphic computing system.

Nanotechnology·2025
Same author

Internal Resistor Effect of Multilayer-Structured Synaptic Device for Low-Power Operation.

Nanomaterials (Basel, Switzerland)·2024
Same author

Enhancement of NbO<sub>2</sub>-based oscillator neuron device performance via cryogenic operation.

Nanotechnology·2023

Related Experiment Video

Updated: Jul 13, 2025

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
09:49

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx

Published on: May 13, 2020

4.1K

High-performance resistive random access memory using two-dimensional electron gas electrode and its switching

Jiho Kim1, Ohhyuk Kwon1, Kyumin Lee1

  • 1Center for Single Atom-based Semiconductor Device and the Department of Materials Science and Engineering, Pohang University of Science and Technology, Pohang 37673, Republic of Korea.

Nanotechnology
|October 12, 2023
PubMed
Summary

A novel two-dimensional electron gas (2DEG) electrode enhances resistive random access memory (RRAM) performance. This 2DEG RRAM demonstrates improved switching uniformity, low operating voltage, and high on/off ratios for high-density memory applications.

Keywords:
low powerresistive random access memoryswitching mechanismtwo-dimensional electron gasuniformity

More Related Videos

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating
10:36

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating

Published on: April 12, 2018

11.5K
A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

9.7K

Related Experiment Videos

Last Updated: Jul 13, 2025

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
09:49

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx

Published on: May 13, 2020

4.1K
Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating
10:36

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating

Published on: April 12, 2018

11.5K
A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

9.7K

Area of Science:

  • Materials Science
  • Solid State Physics
  • Electrical Engineering

Background:

  • Resistive random access memory (RRAM) is a promising non-volatile memory technology.
  • Scaling RRAM devices to smaller cell sizes presents challenges in maintaining performance and uniformity.
  • Two-dimensional electron gas (2DEG) interfaces offer unique electronic properties for device applications.

Purpose of the Study:

  • To investigate the use of a 2DEG as an electrode material in RRAM devices.
  • To analyze the impact of cell size reduction on the switching mechanism and performance of 2DEG RRAM.
  • To evaluate the potential of 2DEG RRAM for high-density memory applications.

Main Methods:

  • Fabrication of W/2DEG/TiO2/W RRAM devices with varying cell sizes down to 30 nm.
  • Characterization of electrical properties, including current-voltage (I-V) characteristics and switching mechanisms.
  • Analysis of forming characteristics and conduction mechanisms in the low resistive state.
  • Comparison of RRAM devices with and without 2DEG at a 30 nm cell size.
  • Validation of device applicability in a crossbar array using 1S1R operation with an NbO2 selector.

Main Results:

  • The dominant switching mechanism in W/2DEG/TiO2/W RRAM transitioned from interfacial to filamentary as cell size decreased from 500 nm to 30 nm.
  • The 2DEG layer was identified as an oxygen-scavenging layer in TiO2 during resistive switching.
  • High-performance 2DEG RRAM devices exhibited highly uniform I-V characteristics, low operating voltage (~1 V), and a high on/off ratio (>10^2) at 30 nm cell size.
  • Successful validation of 1S1R operation in a crossbar array configuration.

Conclusions:

  • The 2DEG electrode significantly improves the performance and uniformity of RRAM devices at scaled dimensions.
  • The oxygen-scavenging property of the 2DEG is crucial for enabling efficient resistive switching.
  • 2DEG RRAM technology shows strong potential for enabling next-generation high-density memory applications.