Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Field Effect Transistor01:29

Field Effect Transistor

414
Field-effect transistors (FETs) are integral to electronic circuits and distinguished by their three-terminal setup: the gate, drain, and source. These transistors operate as unipolar devices, which utilize either electrons or holes as charge carriers, in contrast to bipolar transistors, which use both types of carriers. The primary function of the FET is to modulate the flow of these carriers from the source to the drain through a channel. The voltage difference between the gate and source...
414
MOSFET01:16

MOSFET

474
The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) plays a pivotal role in modern electronics thanks to its versatility and efficiency in controlling electrical currents. This device, also known as IGFET, MISFET, and MOSFET, has three main terminals: the Source, Drain, and Gate. MOSFETs are classified into n-channel or p-channel types based on the doping characteristics of their substrate and the source or drain regions.
In an n-MOSFET, the structure includes n-type source and drain...
474
MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

339
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
339

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Vertically Stacked Indium Gallium Zinc Oxide-Based Three-Dimensional Integrated Circuits.

ACS nano·2026
Same author

Interfacial Charge Transfer Governs Bias-Polarity-Selective Electroluminescence in van der Waals Tunneling Heterostructures.

Nano letters·2026
Same author

Self-Powered, Broadband, and Polarization-Sensitive Photodetector Based on the ReSe<sub>2</sub>/Ta<sub>2</sub>NiSe<sub>5</sub> van der Waals Heterojunction.

ACS applied materials & interfaces·2026
Same author

Flat band induced quasi-one-dimensional magnon transport in a two-dimensional spin lattice.

Nature communications·2026
Same author

Capturing and Editing Te-Deficient Phases in Two-Dimensional Molybdenum Telluride Compound.

Journal of the American Chemical Society·2026
Same author

Phase-controlled growth of 2D crystals of the MB<sub>2</sub>T<sub>4</sub> family via a flux-assisted method.

Nature communications·2026

Related Experiment Video

Updated: Jul 6, 2025

The Effect of Anodization Parameters on the Aluminum Oxide Dielectric Layer of Thin-Film Transistors
12:32

The Effect of Anodization Parameters on the Aluminum Oxide Dielectric Layer of Thin-Film Transistors

Published on: May 24, 2020

8.8K

Large-Scale Vertically Interconnected Complementary Field-Effect Transistors Based on Thermal Evaporation.

Yuqia Ran1, Yiwen Song1,2, Xionghui Jia1

  • 1State Key Laboratory for Mesoscopic Physics and Frontiers Science Center for Nano-optoelectronics, School of Physics, Peking University, Beijing, 100871, China.

Small (Weinheim an Der Bergstrasse, Germany)
|December 28, 2023
PubMed
Summary
This summary is machine-generated.

Researchers developed a new method for large-scale complementary field-effect transistors (CFETs) using thermal evaporation. This technique enables efficient vertical integration, overcoming previous fabrication challenges for advanced integrated circuits.

Keywords:
Bi2S3Tecomplementary field‐effect transistors (CFETs)scalable electronicsthermal evaporation

More Related Videos

Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication
08:50

Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication

Published on: November 28, 2017

9.2K
A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

9.6K

Related Experiment Videos

Last Updated: Jul 6, 2025

The Effect of Anodization Parameters on the Aluminum Oxide Dielectric Layer of Thin-Film Transistors
12:32

The Effect of Anodization Parameters on the Aluminum Oxide Dielectric Layer of Thin-Film Transistors

Published on: May 24, 2020

8.8K
Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication
08:50

Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication

Published on: November 28, 2017

9.2K
A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

9.6K

Area of Science:

  • Materials Science
  • Electrical Engineering
  • Nanotechnology

Background:

  • Increasing demand for higher transistor density in integrated circuits necessitates advanced interconnection strategies.
  • Current methods for fabricating vertically interconnected complementary field-effect transistors (CFETs) face challenges in scalability, process complexity, and yield.
  • Vertical integration offers a pathway to boost transistor density beyond traditional scaling limits.

Purpose of the Study:

  • To report a novel, scalable method for fabricating large-scale vertically interconnected CFETs.
  • To address the limitations of existing semiconductor channel synthesis and doping technologies for vertical integration.
  • To demonstrate the potential for multi-level integration using thermal evaporation.

Main Methods:

  • Utilized a thermal evaporation process for fabricating semiconductor channels.
  • Employed tellurium (Te) as the p-type semiconductor and bismuth sulfide (Bi2S3) as the n-type semiconductor.
  • Developed an etching-free approach for channel preparation and integration.

Main Results:

  • Achieved large-scale vertically interconnected CFETs with high device yield (100%).
  • Demonstrated field-effect transistor (FET) on-off ratios of 10^3 for Te and 10^5 for Bi2S3.
  • Fabricated a CFET inverter with clear switching behavior and a voltage gain of 17 at 4 V supply voltage.

Conclusions:

  • Thermal evaporation provides a scalable and efficient method for producing vertically interconnected CFETs.
  • The developed technique overcomes key fabrication hurdles, enabling high-yield, large-scale production.
  • This approach facilitates multi-level integration for next-generation integrated circuits.