Related Experiment Video

Updated: Jul 4, 2025

Analysis of Contact Interfaces for Single GaN Nanowire Devices
11:13

Analysis of Contact Interfaces for Single GaN Nanowire Devices

Published on: November 15, 2013

9.4K

Analysis of Nanowire pn-Junction with Combined Current-Voltage, Electron-Beam-Induced Current, Cathodoluminescence,

Nicklas Anttu1, Elisabetta Maria Fiordaliso2, José Cano Garcia3

  • 1Physics, Faculty of Science and Engineering, Åbo Akademi University, FI-20500 Turku, Finland.

Micromachines
|January 26, 2024
PubMed

Keywords:
III–V semiconductor nanowirecathodoluminescencecurrent–voltage characterizationdrift-diffusion modellingelectron holographyelectron-beam-induced current

More Related Videos

Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices09:14

Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices

Published on: December 7, 2017

7.7K
Silicon Nanowires and Optical Stimulation for Investigations of Intra- and Intercellular Electrical Coupling08:58

Silicon Nanowires and Optical Stimulation for Investigations of Intra- and Intercellular Electrical Coupling

Published on: January 28, 2021

4.5K

Related Concept Videos

P-N junction01:11

P-N junction

A p-n junction is formed when p-type and n-type semiconductor materials are joined together. At the interface of the p-n junction, holes from the p-side and electrons from the n-side begin to diffuse into the opposite sides due to the concentration gradient. This diffusion of carriers leads to a region around the junction where there are no free charge carriers, known as the depletion region. The charge density within the depletion region for the n-side and p-side can be described by the...
534
Biasing of P-N Junction01:16

Biasing of P-N Junction

The operation of a p-n junction diode involves various biasing conditions, including forward bias, reverse bias, and equilibrium.
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
533
Metal-Semiconductor Junctions01:24

Metal-Semiconductor Junctions

The contact of metal and semiconductor can lead to the formation of a junction with either Schottky or Ohmic behavior.
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
352
Biasing of Metal-Semiconductor Junctions01:27

Biasing of Metal-Semiconductor Junctions

Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
259
Characteristics of JFET01:21

Characteristics of JFET

Junction Field Effect Transistors (JFETs) exhibit specific operational characteristics based on the relationship between the drain current (id) and the drain-source voltage (Vds), along with varying gate-source voltages (Vgs).
The core of a JFET's operation is controlling drain current by modulating the gate-source voltage. When the drain and gate voltage are set to zero, the JFET exhibits no net current flow, representing a state of equilibrium. The drain current increases linearly as the...
502
Nodal Analysis01:10

Nodal Analysis

Nodal analysis is a fundamental method in electrical engineering used to simplify the process of circuit analysis. This method revolves around the concept of using node voltages as the primary variables for circuit analysis. The objective is to determine the voltage at each node in a circuit, which can then be used to find other quantities of interest, such as currents through specific components.
Consider, for instance, a simple circuit composed of three nodes and three resistors, as shown in...
916