Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Characteristics of MOSFET01:17

Characteristics of MOSFET

362
Metal-oxide-semiconductor field-effect Transistors, or MOSFETs, play a critical role in electronic circuits. They are primarily utilized for amplifying and switching signals.
Various vital parameters influence their functionality, which is crucial for theory and electronics applications. First, channel dimensions, precisely length, and width, are pivotal. The size of these channels affects the transistor's ability to carry current and switching speeds; shorter channels typically enable...
362
MOSFET01:16

MOSFET

450
The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) plays a pivotal role in modern electronics thanks to its versatility and efficiency in controlling electrical currents. This device, also known as IGFET, MISFET, and MOSFET, has three main terminals: the Source, Drain, and Gate. MOSFETs are classified into n-channel or p-channel types based on the doping characteristics of their substrate and the source or drain regions.
In an n-MOSFET, the structure includes n-type source and drain...
450
MOS Capacitor01:25

MOS Capacitor

759
A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
759
MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

320
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
320
Field Effect Transistor01:29

Field Effect Transistor

383
Field-effect transistors (FETs) are integral to electronic circuits and distinguished by their three-terminal setup: the gate, drain, and source. These transistors operate as unipolar devices, which utilize either electrons or holes as charge carriers, in contrast to bipolar transistors, which use both types of carriers. The primary function of the FET is to modulate the flow of these carriers from the source to the drain through a channel. The voltage difference between the gate and source...
383
Biasing of FET01:22

Biasing of FET

257
Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
257

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Molecular Mechanisms and Current Research Status of Salvianolic Acid B in the Treatment of Cardiovascular Diseases.

Journal of agricultural and food chemistry·2026
Same author

Castor RcnsLTPC Confers Salt Tolerance in Yeast and Tobacco with Synergistic Enhancement by ZnO-NPs Priming.

Plants (Basel, Switzerland)·2026
Same author

Monolithic Integration of Carbon Nanotube-Based Complementary Field-Effect Transistors with 3D-Stacked Photodiodes for Unified Sensing and Computing.

ACS nano·2026
Same author

Two-Dimensional Semiconductors for Postsilicon Electronics: From Transistors to Integrated Circuits.

ACS nano·2026
Same author

Icariin from <i>Epimedium</i>: A Multi-Target Natural Flavonoid and Its Multi-Disease Therapeutic Potential.

The American journal of Chinese medicine·2026
Same author

Egg-Derived Bioactive Peptides Modulate LPS-Induced Acute Intestinal Immune Stress via the FPR2-Mitochondrial Axis.

Journal of agricultural and food chemistry·2026

Related Experiment Video

Updated: Jun 21, 2025

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots
15:47

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots

Published on: November 1, 2013

16.2K

Interface States in Gate Stack of Carbon Nanotube Array Transistors.

Yifan Liu1, Sujuan Ding2, Weili Li3

  • 1Key Laboratory for the Physics and Chemistry of Nanodevices and Center for Carbon-based Electronics, School of Electronics, Peking University, Beijing 100871, China.

ACS Nano
|July 8, 2024
PubMed
Summary

Researchers optimized interface states in aligned carbon nanotube field-effect transistors (A-CNT FETs). This study achieved record low interface state density, boosting device performance for future energy-efficient electronics.

Keywords:
aligned carbon nanotube arraygate efficiencyhigh-performance MOSFETshigh-κ gate stackinterface statesoxygen-enhanced ALD process

More Related Videos

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating
10:36

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating

Published on: April 12, 2018

11.5K
Fabrication of Gate-tunable Graphene Devices for Scanning Tunneling Microscopy Studies with Coulomb Impurities
11:42

Fabrication of Gate-tunable Graphene Devices for Scanning Tunneling Microscopy Studies with Coulomb Impurities

Published on: July 24, 2015

15.4K

Related Experiment Videos

Last Updated: Jun 21, 2025

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots
15:47

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots

Published on: November 1, 2013

16.2K
Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating
10:36

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating

Published on: April 12, 2018

11.5K
Fabrication of Gate-tunable Graphene Devices for Scanning Tunneling Microscopy Studies with Coulomb Impurities
11:42

Fabrication of Gate-tunable Graphene Devices for Scanning Tunneling Microscopy Studies with Coulomb Impurities

Published on: July 24, 2015

15.4K

Area of Science:

  • Materials Science
  • Nanotechnology
  • Semiconductor Physics

Background:

  • Optimizing metal-oxide-semiconductor (MOS) interface states is crucial for high-performance field-effect transistors (FETs).
  • Aligned carbon nanotube (A-CNT) FETs show promise as energy-efficient alternatives to silicon transistors, but their interface state characteristics are under-explored.

Purpose of the Study:

  • To investigate and optimize the interface states in MOS structures based on A-CNT arrays.
  • To establish a foundation for high-quality gate stacks in A-CNT FETs.

Main Methods:

  • Fabrication of MOS capacitors using A-CNT arrays with a refined layout.
  • Accurate measurement of capacitance-voltage (C-V) and conductance-voltage (G-V) data.
  • Systematic analysis of gate electrostatics and the physical origins of interface states.

Main Results:

  • Achieved a record low interface state density (Dit) of 6.1 × 1011 cm-2 eV-1 through targeted improvement of gate dielectric growth.
  • Demonstrated a record transconductance (gm) of 2.42 mS/μm and an on-off ratio of 105.
  • Identified the necessity of further reducing Dit below 1 × 1011 cm-2 eV-1 for optimal energy efficiency.

Conclusions:

  • Targeted dielectric engineering significantly suppresses interface states in A-CNT MOS devices.
  • The achieved low Dit represents a significant advancement for carbon nanotube-based transistors.
  • Further reduction of interface states is critical for realizing the full energy-efficiency potential of A-CNT FETs.