Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Second-Order Circuits01:17

Second-Order Circuits

1.3K
Integrating two fundamental energy storage elements in electrical circuits results in second-order circuits, encompassing RLC circuits and circuits with dual capacitors or inductors (RC and RL circuits). Second-order circuits are identified by second-order differential equations that link input and output signals.
Input signals typically originate from voltage or current sources, with the output often representing voltage across the capacitor and/or current through the inductor. For example, in...
1.3K
Biasing of P-N Junction01:16

Biasing of P-N Junction

437
The operation of a p-n junction diode involves various biasing conditions, including forward bias, reverse bias, and equilibrium.
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
437
Biasing of Metal-Semiconductor Junctions01:27

Biasing of Metal-Semiconductor Junctions

215
Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
215
First-Order Circuits01:15

First-Order Circuits

1.3K
First-order electrical circuits, which comprise resistors and a single energy storage element - either a capacitor or an inductor, are fundamental to many electronic systems. These circuits are governed by a first-order differential equation that describes the relationship between input and output signals.
One common example of a first-order circuit is the RC (resistor-capacitor) circuit. These circuits are used in relaxation oscillators such as neon lamp oscillator circuits. When voltage is...
1.3K
Induced Electric Dipoles01:28

Induced Electric Dipoles

4.2K
A permanent electric dipole orients itself along an external electric field. This rotation can be quantified by defining the potential energy because the external torque does work in rotating it. Then, the potential energy is minimum at the parallel configuration and maximum at the antiparallel configuration. While the former is a stable equilibrium, the latter is an unstable equilibrium.
Since the absolute value of potential energy holds no physical meaning, its zero value can be chosen as per...
4.2K
Biasing of FET01:22

Biasing of FET

218
Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
218

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

High temperature Néel skyrmions in simple ferromagnets.

Nature communications·2026
Same author

Realization of a spin glass in a two-dimensional van der Waals material.

Science (New York, N.Y.)·2026
Same author

Correction to "Cryogenic Magnetization Dynamics in Chemically Stabilized, Tensile-Strained Ultrathin Yttrium Iron Garnets with Tunable Magnetic Anisotropy".

ACS applied materials & interfaces·2026
Same author

Atomic-Scale Degradation Mechanisms during Nanoparticle Exsolution in Thin Films.

ACS nano·2026
Same author

Twisted atomic magnetic tunnel junctions with multiple nonvolatile states.

Nature communications·2026
Same author

Proximity Induced Magnetic Anisotropy and Trefoil Fermiology in Monolayer FeCl<sub>2</sub>/Bi(111).

Advanced materials (Deerfield Beach, Fla.)·2026
Same journal

Monolithic Axial InGaAs Quantum Dot Emitters in GaAs-Based Nanowires via Sb-Mediated Facet Engineering.

Nano letters·2026
Same journal

Electrical Imaging of DNA Substructures Using Quasi-Static Nanopore Scanning.

Nano letters·2026
Same journal

Structural Basis of Hemoglobin Amyloid Fibrils Revealed by cryo-EM and Molecular Dynamics Simulations.

Nano letters·2026
Same journal

Rashba-Related Spin-Selective Effect in 2D Chiral Perovskites with Achiral Organic Cation Spacers.

Nano letters·2026
Same journal

Visualizing Superconducting Gap Modulation Induced by Pair-Breaking Scattering Interference in Bulk FeSe.

Nano letters·2026
Same journal

Generalized Geometric Phase for Coupled Meta-Atoms.

Nano letters·2026
See all related articles

Related Experiment Video

Updated: Jun 9, 2025

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
05:39

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform

Published on: August 2, 2019

9.5K

Parallel Logic Operations in Electrically Tunable Two-Dimensional Homojunctions.

Yuliang Chen1, Zhong Wang1, Chongwen Zou2

  • 1Max Planck Institute of Microstructure Physics, 06120 Halle, Germany.

Nano Letters
|October 30, 2024
PubMed
Summary
This summary is machine-generated.

Researchers developed a novel electronic device using tungsten diselenide (WSe2), a two-dimensional material. This device enables parallel logic operations by creating multiple tunable p-n junctions for advanced electronics.

Keywords:
2D semiconductorencryptionlogic deviceparallel logic operationp−n junction

More Related Videos

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots
15:47

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots

Published on: November 1, 2013

16.2K
A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

9.5K

Related Experiment Videos

Last Updated: Jun 9, 2025

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
05:39

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform

Published on: August 2, 2019

9.5K
Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots
15:47

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots

Published on: November 1, 2013

16.2K
A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

9.5K

Area of Science:

  • Materials Science
  • Condensed Matter Physics
  • Nanotechnology

Background:

  • Two-dimensional (2D) materials offer promising alternatives to silicon for next-generation electronics.
  • Tungsten diselenide (WSe2) is an ambipolar semiconductor with potential for novel electronic applications.

Purpose of the Study:

  • To report a novel multiple-port device based on tunable p-n homojunctions in WSe2.
  • To demonstrate the feasibility of parallel logic operations using 2D materials.

Main Methods:

  • Fabrication of a WSe2 device with multiple gates (global and local).
  • Formation and visualization of planar p-n homojunctions using Kelvin probe force microscopy.
  • Electrical characterization of device switching behavior.

Main Results:

  • Simultaneous accumulation of holes and electrons in the WSe2 channel, forming p-n junctions.
  • Gate and drain/source bias control of the WSe2 channel on/off states via rectification.
  • Demonstration of parallel logic operations by altering global gate voltage.

Conclusions:

  • The developed WSe2 device exhibits exotic multiple-port functionality.
  • Electrically tunable p-n homojunctions in 2D materials enable novel device architectures.
  • This work paves the way for advanced 2D material-based logic devices.