Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Block Diagram Reduction01:22

Block Diagram Reduction

158
The process of deriving the transfer function of a control system often involves reducing its block diagram to a single block. This simplification can be achieved through a series of strategic operations, including relocating branch points and comparators. These operations preserve the overall function of the system while allowing for easier manipulation and combination of blocks.
The first step in this process is the identification and relocation of a branch point. A branch point, where a...
158
Clipper Circuit01:18

Clipper Circuit

354
A clipper circuit is a fundamental wave-shaping device that harnesses the unique properties of diodes to alter and control waveform characteristics. This technology is widely used in electronic devices, especially in television and radar communication systems, where it enhances waveform modulation in both transmitters and receivers.
The operation of a clipper circuit can be exemplified by analyzing a dual-clipper configuration setup that integrates two ideal diodes, each paired with a biasing...
354
Voltage Doubler Circuit01:23

Voltage Doubler Circuit

478
A voltage doubler circuit integrates two main components: a clamping section and a rectifier section. The clamping section consists of a capacitor (C1) and a diode (D1), whereas the rectifier section is equipped with another diode (D2) and capacitor (C2). This circuit produces an output voltage with twice the amplitude of the sinusoidal input voltage.
478
Design Example: Capacitance Multiplier Circuit01:20

Design Example: Capacitance Multiplier Circuit

705
In integrated circuit technology, a capacitance multiplier is often utilized to produce a larger capacitance value when a small physical capacitance falls short. This is achieved by a circuit that multiplies capacitance values by a factor of up to 1000, such that a 10-pF capacitor can replicate the performance of a 100-nF capacitor.
The circuit illustrated in Figure 1 below incorporates two op-amps, with the first operating as a voltage follower and the second acting as an inverting amplifier.
705
Clamper Circuit01:14

Clamper Circuit

362
A clamper circuit, also known as a DC restorer, represents a specialized variant of the rectifier circuit, notable for its method of taking the output across the diode rather than the capacitor. This configuration lends to several distinctive applications, particularly in handling square wave inputs.
Within this circuit, the diode's orientation prompts the capacitor to charge up to the level of the most negative peak of the input signal. Upon reaching this state, the diode ceases to...
362
Directional Relays01:25

Directional Relays

93
Directional relays, essential for managing unidirectional fault currents, enhance the safety and efficiency of power systems. On power lines equipped with directional relays, faults downstream (to the right) of the current transformer typically cause the fault current to lag the bus voltage by approximately 90 degrees, known as the forward direction. In contrast, upstream (left-side) faults may result in the fault current leading the bus voltage by nearly 90 degrees, termed the reverse...
93

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Noise-induced shallow circuits and the absence of barren plateaus.

Nature physics·2026
Same author

A molecule with half-Möbius topology.

Science (New York, N.Y.)·2026
Same author

Approximate quantum circuit compilation for proton-transfer kinetics on quantum processors.

Physical chemistry chemical physics : PCCP·2026
Same author

Learning quantum states of continuous-variable systems.

Nature physics·2025
Same author

Large-scale stochastic simulation of open quantum systems.

Nature communications·2025
Same author

Localized statistics decoding for quantum low-density parity-check codes.

Nature communications·2025
Same journal

Fusion-based implementation of qLDPC codes with quantum emitters.

NPJ quantum information·2026
Same journal

Distributed quantum sensing with measurement-after-interaction strategies.

NPJ quantum information·2026
Same journal

QKAN: quantum Kolmogorov-Arnold networks with applications in machine learning and multivariate state preparation.

NPJ quantum information·2026
Same journal

Non-Markovian exceptional points by interpolating quantum channels.

NPJ quantum information·2026
Same journal

Time-resolved certification of frequency-bin entanglement over multi-mode channels.

NPJ quantum information·2026
Same journal

Exponential quantum advantages in learning quantum observables from classical data.

NPJ quantum information·2026
See all related articles

Related Experiment Video

Updated: Jun 6, 2025

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots
15:47

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots

Published on: November 1, 2013

16.2K

Hardware-tailored diagonalization circuits.

Daniel Miller1,2,3, Laurin E Fischer3, Kyano Levi1

  • 1Dahlem Center for Complex Quantum Systems, Freie Universität Berlin, Berlin, Germany.

NPJ Quantum Information
|November 25, 2024
PubMed
Summary
This summary is machine-generated.

We introduce hardware-tailored (HT) diagonalization circuits for quantum algorithms, reducing gate counts and improving efficiency for near-term quantum computers. This approach requires fewer measurements than conventional methods for estimating expectation values.

Keywords:
Information theory and computationQuantum information

More Related Videos

Design and Analysis for Fall Detection System Simplification
08:05

Design and Analysis for Fall Detection System Simplification

Published on: April 6, 2020

10.6K
Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
05:39

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform

Published on: August 2, 2019

9.5K

Related Experiment Videos

Last Updated: Jun 6, 2025

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots
15:47

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots

Published on: November 1, 2013

16.2K
Design and Analysis for Fall Detection System Simplification
08:05

Design and Analysis for Fall Detection System Simplification

Published on: April 6, 2020

10.6K
Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
05:39

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform

Published on: August 2, 2019

9.5K

Area of Science:

  • Quantum computing
  • Quantum algorithms
  • Quantum information science

Background:

  • Diagonalization of Pauli operators is crucial for many quantum algorithms.
  • Existing diagonalization circuits often incur high SWAP gate overhead on limited quantum hardware.
  • Excluding two-qubit gates limits diagonalizability to tensor product bases (TPBs).

Purpose of the Study:

  • To develop a theoretical framework for constructing hardware-tailored (HT) diagonalization circuits.
  • To enable resource-efficient quantum circuit execution on near-term quantum computers.
  • To reduce gate counts and improve the efficiency of quantum computations.

Main Methods:

  • Introduced a systematic and flexible framework for designing HT diagonalization circuits.
  • Developed an efficient algorithm for grouping Pauli operators into jointly-HT-diagonalizable sets.
  • Experimentally demonstrated the efficiency of HT circuits for expectation value estimation.

Main Results:

  • HT circuits achieve ultra-low gate counts, overcoming limitations of generic circuits.
  • The proposed algorithm efficiently groups Pauli operators for diagonalization.
  • Fewer measurements are required compared to conventional TPB approaches for certain Hamiltonians.
  • Experimental results show improved efficiency in estimating expectation values using cloud-based quantum computers.

Conclusions:

  • The HT diagonalization framework offers a significant advancement for resource-efficient quantum computing.
  • This approach enhances the practical applicability of quantum algorithms on current quantum hardware.
  • HT circuits provide a more efficient alternative for tasks like expectation value estimation.