Related Experiment Video
Updated: Jun 11, 2026

Ohmic Contact Fabrication Using a Focused-ion Beam Technique and Electrical Characterization for Layer Semiconductor Nanostructures
Published on: December 5, 2015
Enhanced Electrical Performance of InAs Nanowire Field-Effect Transistors Based on the Y2O3 Isolation Layer
Yi-Fan Jiang1, Jia-Min Tian1, Tong Li1
1Key Laboratory for the Physics and Chemistry of Nanodevices, School of Electronics, Peking University, Beijing 100871, China.
Abstract:
Nanowire (NW) field-effect transistors (FETs) have great potential in next-generation integrated circuits. InAs NWs are suitable for N-type transistors because of their excellent electrical properties. However, unlike the Si/SiO2 system, the loose and defective native oxide of InAs is unable to passivate the channel surface and serve as an efficient isolation layer (IL) in the gate stack. Here, we, for the first time, demonstrate that using a stable dielectric Y2O3 to replace the native oxide IL can effectively passivate the NW surface, isolate the channel surface from high-k HfO2, and improve the electrical properties of InAs NW FETs significantly. First, top-gate devices with Y2O3 IL outperform the devices with native oxide or chemically generated oxide of InAs as the IL, exhibiting a small subthreshold swing (SS) of 77 mV/dec, a large on-off ratio, a high field-effect mobility (μFE) of 1845 cm2/V·s, and an extremely low interface trap density (Dit) of 9.1 × 1011 eV-1 cm-2. Double-gate FETs with Y2O3 IL also show excellent gate control (drain-induced barrier lowering (DIBL) down to 35 mV/V) and a high μFE of 2711 cm2/V·s (the highest in the multigate structure). In addition, InAs NW FETs with Y2O3 IL show greater stability after long-term air exposure than those with native oxide IL, demonstrating retained on-off ratio, DIBL, transconductance, and even smaller SS (from 89 to 77 mV/dec). Finally, the results of low-temperature measurement suggest that Y2O3 IL can effectively improve interface qualities. Our results indicate that Y2O3/HfO2 InAs NW FETs have great potential in digital units of integrated circuits for future nodes. Our strategy for improving the interface between InAs NW and the dielectric layer is also valuable for other III-V NW devices.
More Related Videos
11:25Preparation of Silicon Nanowire Field-effect Transistor for Chemical and Biosensing Applications
Published on: April 21, 2016
09:14Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices
Published on: December 7, 2017
Related Concept Videos
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no current...