Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Electric Field of Parallel Conducting Plates01:16

Electric Field of Parallel Conducting Plates

871
Gauss' law relates the electric flux through a closed surface to the net charge enclosed by that surface. Gauss's law can be applied to find the electric field and the charge enclosed in a region depending on its charge distribution.
Consider a cross-section of a thin, infinite conducting plate having a positive charge. For such a large thin plate, as the thickness of the plate tends to zero, the positive charges lie on the plate's two large faces. Without an external electric...
871

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Perceptions, Attitudes and Barriers to Obesity Management in Pakistan: Country-Specific Analysis From the ACTION-APAC Study.

Diabetes, obesity & metabolism·2026
Same author

Two-Dimensional MoSe<sub>2</sub> Schottky-Barrier Transistors for Application in On-Chip Thermal Sensing.

ACS applied materials & interfaces·2026
Same author

Zero-Bias Photodetection and Opto-Synaptic Plasticity in BP/MoS<sub>2</sub> and WS<sub>2</sub>/PdSe<sub>2</sub> van der Waals Heterostructures.

ACS applied electronic materials·2026
Same author

Device-scaling constraints imposed by the van der Waals gap formed in two-dimensional materials.

Science (New York, N.Y.)·2026
Same author

Near-Ideal van der Waals NbSe<sub>2</sub> Contacts for WSe<sub>2</sub> CMOS Electronics.

Nano letters·2026
Same author

Improving the Completeness of Surgical Consent Documentation Through a Closed-Loop Quality Improvement Audit at a Secondary Care Teaching Hospital.

Cureus·2026
Same journal

Formation of Bimetallic Nanoparticles via Exsolution Using a Reducible Metal Oxide Capping Layer.

ACS nano·2026
Same journal

Cold-Driven Thermoelectric Patch for Postoperative Tumor Control.

ACS nano·2026
Same journal

Chemically Fueled Interfacial Supramolecular Polymerization.

ACS nano·2026
Same journal

Tactile Neuromorphic Ion-Gated Vertical Transistor Displays Enabling Dual-Output Reservoir Computing.

ACS nano·2026
Same journal

In Situ Oxygen Shuttling within a Bilayer Electrified Membrane Enables Aeration-Free Electro-Fenton Water Purification.

ACS nano·2026
Same journal

Single Atoms as Growth Directors: From Graphene Edges to Atomically Precise Interfaces in 2D Materials.

ACS nano·2026
See all related articles

Related Experiment Video

Updated: Jun 2, 2025

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

9.5K

Enormous Out-of-Plane Charge Rectification and Conductance through Two-Dimensional Monolayers.

Anthony Cabanillas1, Simran Shahi1, Maomao Liu1

  • 1Department of Electrical Engineering, University at Buffalo, the State University of New York, Buffalo, New York 14260, United States.

ACS Nano
|January 15, 2025
PubMed
Summary
This summary is machine-generated.

Two-dimensional (2D) materials integrated with 3D silicon enable advanced nanoelectronics. Researchers explored 2D materials like MoS2 and h-BN as charge transport barriers, achieving high rectification ratios in new diodes.

Keywords:
MoS2charge transportgrapheneh-BNheterogeneous integration

More Related Videos

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating
10:36

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating

Published on: April 12, 2018

11.4K
Ohmic Contact Fabrication Using a Focused-ion Beam Technique and Electrical Characterization for Layer Semiconductor Nanostructures
08:12

Ohmic Contact Fabrication Using a Focused-ion Beam Technique and Electrical Characterization for Layer Semiconductor Nanostructures

Published on: December 5, 2015

12.3K

Related Experiment Videos

Last Updated: Jun 2, 2025

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

9.5K
Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating
10:36

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating

Published on: April 12, 2018

11.4K
Ohmic Contact Fabrication Using a Focused-ion Beam Technique and Electrical Characterization for Layer Semiconductor Nanostructures
08:12

Ohmic Contact Fabrication Using a Focused-ion Beam Technique and Electrical Characterization for Layer Semiconductor Nanostructures

Published on: December 5, 2015

12.3K

Area of Science:

  • Materials Science
  • Nanotechnology
  • Semiconductor Physics

Background:

  • Heterogeneous integration of 2D materials with 3D silicon is key for next-generation nanoelectronics.
  • Understanding charge transport at 2D/3D interfaces is crucial for device design.
  • Existing research focuses on in-plane transport; out-of-plane (OoP) transport remains less explored.

Purpose of the Study:

  • To investigate charge transport properties exclusively in the out-of-plane (OoP) direction within mixed-dimensional junctions.
  • To comparatively evaluate the role of 2D monolayers as charge injection or collection barriers.
  • To demonstrate the potential of 2D/3D heterogeneous integration for enhancing silicon-based electronics.

Main Methods:

  • Fabrication of mixed-dimensional junction structures: 2D monolayer (graphene, MoS2, h-BN) sandwiched between metal (Ti, Au, Pd) and 3D semiconductor (p-Si).
  • Electrical characterization to study OoP charge transport properties.
  • Application of a resistors-in-series model to extract effective OoP resistance and resistivity.

Main Results:

  • Monolayer MoS2 and h-BN effectively modulate OoP metal-to-semiconductor charge injection via barrier tunneling, unlike graphene.
  • All 2D monolayers exhibit near-zero resistance (become electronically transparent) as semiconductor-to-metal charge collection barriers at high OoP voltage.
  • Ti/MoS2/p-Si and Au/MoS2/p-Si diodes show high OoP rectification ratios (5.4 × 104) and conductance (1.3 × 105 S/m2).

Conclusions:

  • The study demonstrates tunable OoP charge transport characteristics at 2D/3D interfaces.
  • 2D/3D heterogeneous integration, even with sub-nanometer 2D materials, offers a viable path to enhance silicon-based electronic devices.
  • MoS2 and h-BN show promise as effective charge modulation layers in mixed-dimensional electronic structures.