Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Field Effect Transistor01:29

Field Effect Transistor

294
Field-effect transistors (FETs) are integral to electronic circuits and distinguished by their three-terminal setup: the gate, drain, and source. These transistors operate as unipolar devices, which utilize either electrons or holes as charge carriers, in contrast to bipolar transistors, which use both types of carriers. The primary function of the FET is to modulate the flow of these carriers from the source to the drain through a channel. The voltage difference between the gate and source...
294
MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

282
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
282
Biasing of FET01:22

Biasing of FET

212
Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
212
Metal-Semiconductor Junctions01:24

Metal-Semiconductor Junctions

286
The contact of metal and semiconductor can lead to the formation of a junction with either Schottky or Ohmic behavior.
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
286
Biasing of Metal-Semiconductor Junctions01:27

Biasing of Metal-Semiconductor Junctions

207
Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
207
Types of Semiconductors01:20

Types of Semiconductors

518
Intrinsic semiconductors are highly pure materials with no impurities. At absolute zero, these semiconductors behave as perfect insulators because all the valence electrons are bound, and the conduction band is empty, disallowing electrical conduction. The Fermi level is a concept used to describe the probability of occupancy of energy levels by electrons at thermal equilibrium. In intrinsic semiconductors, the Fermi level is positioned at the midpoint of the energy gap at absolute zero. When...
518

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Enhancing Gate Control and Mitigating Short Channel Effects in 20-50 nm Channel Length Amorphous Oxide Thin-Film Transistors.

ACS nano·2025
Same author

A hybrid transistor with transcriptionally controlled computation and plasticity.

Nature communications·2024
Same author

Visualization of Mesoscopic Conductivity Fluctuations in Amorphous Semiconductor Thin-Film Transistors.

Nano letters·2023
Same author

Wafer-Scalable Single-Layer Amorphous Molybdenum Trioxide.

ACS nano·2022
Same author

Nanospike electrodes and charge nanoribbons: A new design for nanoscale thin-film transistors.

Science advances·2022
Same author

Double-Gate MoS<sub>2</sub> Field-Effect Transistor with a Multilayer Graphene Floating Gate: A Versatile Device for Logic, Memory, and Synaptic Applications.

ACS applied materials & interfaces·2020

Related Experiment Video

Updated: Jun 2, 2025

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

9.5K

Complementary Circuits with WSe2/Organic Semiconductor Heterostructure Field-Effect Transistors.

Zi Cheng Wang1,2, Chankeun Yoon3,2, Yuchen Zhou3,2

  • 1Department of Chemical Engineering, The University of Texas at Austin, Austin, Texas 78712, United States.

ACS Applied Materials & Interfaces
|January 16, 2025
PubMed
Summary

Researchers developed novel heterostructure field-effect transistors (FETs) using WSe2 and organic semiconductors. This design effectively eliminates ambipolar conduction, creating highly efficient unipolar FETs for advanced electronic circuits.

Keywords:
ambipolar transport suppressionfield-effect transistorheterostructuresorganic semiconductortransition metal dichalcogenide

More Related Videos

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating
10:36

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating

Published on: April 12, 2018

11.4K
Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication
08:50

Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication

Published on: November 28, 2017

9.1K

Related Experiment Videos

Last Updated: Jun 2, 2025

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

9.5K
Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating
10:36

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating

Published on: April 12, 2018

11.4K
Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication
08:50

Preparation of Large-area Vertical 2D Crystal Hetero-structures Through the Sulfurization of Transition Metal Films for Device Fabrication

Published on: November 28, 2017

9.1K

Area of Science:

  • Materials Science
  • Condensed Matter Physics
  • Organic Electronics

Background:

  • Ambipolar field-effect transistors (FETs) based on transition metal dichalcogenides like WSe2 exhibit both electron and hole conduction.
  • This inherent ambipolarity limits their application in low-power complementary circuits due to high off-currents.

Purpose of the Study:

  • To engineer unipolar FETs from ambipolar WSe2 by suppressing unwanted carrier transport.
  • To demonstrate a device architecture that reduces off-currents and static power dissipation in complementary circuits.

Main Methods:

  • Fabrication of heterostructure FETs by depositing organic semiconductor layers (F16CuPc for p-channel, pentacene for n-channel) onto WSe2 channels.
  • Partial coverage of the WSe2 channel with organic heterolayers to selectively trap undesired carriers.
  • Characterization of device performance, including transfer characteristics and off-currents.

Main Results:

  • Achieved virtually eliminated ambipolar conduction, resulting in predominantly unipolar FET behavior.
  • Demonstrated significant reduction in off-currents compared to bare WSe2 FETs, leading to lower static power dissipation.
  • Fabricated complementary inverters with excellent transfer characteristics using the heterostructured FETs.

Conclusions:

  • The heterostructure approach effectively suppresses ambipolarity in WSe2 FETs, enabling unipolar operation.
  • This design strategy is versatile and applicable to other ambipolar semiconductors.
  • The developed FETs show promise for low-power electronic applications and integrated circuits.