Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Biasing of Metal-Semiconductor Junctions01:27

Biasing of Metal-Semiconductor Junctions

345
Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
345
Metal-Semiconductor Junctions01:24

Metal-Semiconductor Junctions

526
The contact of metal and semiconductor can lead to the formation of a junction with either Schottky or Ohmic behavior.
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
526
MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

493
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
493

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Imaging of a van der Waals spin-orbit torque system using spin ensembles in hBN.

Nature communications·2026
Same author

Gate-tunable giant negative magnetoresistance in tellurene driven by quantum geometry.

Nature communications·2026
Same author

Magnetic Anisotropy in the Homoleptic [CoX<sub>4</sub>]<sup>2-</sup> (X = Cl, Br, I) Series: Spectroscopic Determination and Ligand Field Studies.

Inorganic chemistry·2026
Same author

<i>In Situ</i> Study of the Ferroelectric-Antiferroelectric Phase Transition in Hf<sub>1-<i>x</i></sub>Zr<sub><i>x</i></sub>O<sub>2</sub> at Elevated Temperatures up to 600 °C.

Nano letters·2026
Same author

Monolayer MoS<sub>2</sub> Sensors for Probing the Self-Heating Effect in Indium Tin Oxide Nanoelectronics.

Nano letters·2026
Same author

Breakdown of Ohm's Law by Disorders in Low-Dimensional Transistors.

Nano letters·2026
Same journal

Higher-Order Clustering of Receptors Real-Time Projected by Plasmon-ruler on the Single Live Cell.

Nano letters·2026
Same journal

Achieving Fermi-Level Depinning and Ideal Metal Contact in <i>β</i>-Ga<sub>2</sub>O<sub>3</sub> Devices via MXene Integration.

Nano letters·2026
Same journal

AI-Assisted Electron Microscopy in Structure-Performance Analysis of Advanced Catalysts: From Atomic Resolution to Statistical Significance.

Nano letters·2026
Same journal

Electrically Switchable Ultraslow Dispersionless Polaritons via Twist Engineering in van der Waals Heterostructures.

Nano letters·2026
Same journal

Correction to "Ultrasonication-Triggered Ubiquitous Assembly of Magnetic Janus Amphiphilic Nanoparticles in Cancer Theranostic Applications".

Nano letters·2026
Same journal

Tunable Proximity Valley Splitting Via Interfacial Exchange Pinning in WSe<sub>2</sub>-CrBr<sub>3</sub>-CrPS<sub>4</sub> Heterostructures.

Nano letters·2026
See all related articles

Related Experiment Video

Updated: Sep 19, 2025

Optimized Fabrication Procedure for High-Quality Graphene-based Moir&#233; Superlattice Devices
11:24

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices

Published on: July 11, 2025

6.6K

Lithography-Defined Semiconductor Moirés with Anomalous In-Gap Quantum Hall States.

Wei Pan1, D Bruce Burckel2, Catalin D Spataru1

  • 1Sandia National Laboratories, Livermore, California 94551, United States.

Nano Letters
|June 6, 2025
PubMed
Summary
This summary is machine-generated.

Researchers developed lithography-defined semiconductor moiré superlattices (MSLs) for quantum materials. This approach enables tunable quantum phenomena in semiconductors, overcoming challenges with traditional 2D MSLs for future electronics and quantum technologies.

Keywords:
artificial quantum materialscompound semiconductorflat bandsin-gap stateslithography-defined moirésquantum Hall effect

More Related Videos

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
05:39

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform

Published on: August 2, 2019

9.8K
Advanced Experimental Methods for Low-temperature Magnetotransport Measurement of Novel Materials
10:36

Advanced Experimental Methods for Low-temperature Magnetotransport Measurement of Novel Materials

Published on: January 21, 2016

10.7K

Related Experiment Videos

Last Updated: Sep 19, 2025

Optimized Fabrication Procedure for High-Quality Graphene-based Moir&#233; Superlattice Devices
11:24

Optimized Fabrication Procedure for High-Quality Graphene-based Moiré Superlattice Devices

Published on: July 11, 2025

6.6K
Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
05:39

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform

Published on: August 2, 2019

9.8K
Advanced Experimental Methods for Low-temperature Magnetotransport Measurement of Novel Materials
10:36

Advanced Experimental Methods for Low-temperature Magnetotransport Measurement of Novel Materials

Published on: January 21, 2016

10.7K

Area of Science:

  • Condensed Matter Physics
  • Materials Science
  • Quantum Information Science

Background:

  • Quantum materials and phenomena are crucial for next-generation microelectronics and quantum information technologies.
  • Moiré superlattices (MSLs) in 2D materials exhibit novel quantum phenomena but face reproducibility and scalability issues.
  • Current fabrication methods for 2D MSLs (exfoliate-tear-stack) hinder practical applications.

Purpose of the Study:

  • To propose and experimentally investigate lithography-defined semiconductor MSLs as a scalable alternative to 2D MSLs.
  • To demonstrate the designability of key quantum parameters: electron-electron interaction, spin-orbit coupling, and band topology.
  • To explore novel quantum transport properties in semiconductor-based moiré systems.

Main Methods:

  • Fabrication of semiconductor MSLs using lithography techniques on an InAs quantum well.
  • Experimental investigation of quantum transport properties.
  • Analysis of in-gap states within quantum Hall states.

Main Results:

  • Successful creation of lithography-defined semiconductor MSLs with designable parameters.
  • Observation of strong anomalous in-gap states within the same integer quantum Hall state.
  • Demonstration of semiconductor MSLs exhibiting superior industry-level quality and compatibility with state-of-the-art technologies.

Conclusions:

  • Lithography-defined semiconductor MSLs offer a promising platform for studying quantum materials phenomena.
  • This approach overcomes the limitations of 2D MSLs, paving the way for scalable quantum technologies.
  • The developed system may enable advancements in quantum information processing and semiconductor microelectronics.