Search research articles

ABOUT JoVE

Overview Leadership Blog JoVE Help Center

AUTHORS

Publishing Process Editorial Board Scope & Policies Peer Review FAQ Submit

LIBRARIANS

Testimonials Subscriptions Access Resources Library Advisory Board FAQ

RESEARCH

JoVE Journal Methods Collections JoVE Encyclopedia of Experiments Archive

EDUCATION

JoVE Core JoVE Business JoVE Science Education JoVE Lab Manual Faculty Resource Center Faculty Site

Terms & Conditions of Use

Related Concept Videos

Parallel Processing

Parallel Processing

The brain processes sensory information rapidly due to parallel processing, which involves sending data across multiple neural pathways at the same time. This method allows the brain to manage various sensory qualities, such as shapes, colors, movements, and locations, all concurrently. For instance, when observing a forest landscape, the brain simultaneously processes the movement of leaves, the shapes of trees, the depth between them, and the various shades of green. This enables a quick and...

MOSFET: Enhancement Mode

MOSFET: Enhancement Mode

Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...

Ampere-Maxwell's Law: Problem-Solving

Ampere-Maxwell's Law: Problem-Solving

A parallel-plate capacitor with capacitance C, whose plates have area A and separation distance d, is connected to a resistor R and a battery of voltage V. The current starts to flow at t = 0. What is the displacement current between the capacitor plates at time t? From the properties of the capacitor, what is the corresponding real current?
To solve the problem, we can use the equations from the analysis of an RC circuit and Maxwell's version of Ampère's law.
For the first part of...

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by

Same author

The growth factor FGF21 maintains neuromuscular junction through histone deacetylase HDAC4 in denervation-induced skeletal muscle atrophy.

The Journal of biological chemistry·2025

Same author

Specific construction of asymmetric carbon-nickel-chlorine single-atom sites via carbon vacancy engineering for efficient CO<sub>2</sub> electroreduction.

Nature communications·2025

Same author

Unveiling the Influence of Formation Voltage on Li-Rich Layered Oxide Cathode.

Angewandte Chemie (International ed. in English)·2025

Same author

A carbon-based single-atom Cu electrocatalyst for efficient conversion of CO<sub>2</sub> to carbon products.

Chemical communications (Cambridge, England)·2025

Same author

Pt Atomic Site-Engineered Redox Mediator Boosts Electrosynthesis of Formic Acid from Glycerol.

Angewandte Chemie (International ed. in English)·2025

Same author

PicoSleepNet: An Ultra Lightweight Sleep Stage Classification by Spike Neural Network Using Single-Channel EEG Signal.

IEEE journal of biomedical and health informatics·2025

Same journal

Multiplexed Crossbar GFET Array With BioADC for Multi-Modal Aptamer-Based Sensing.

IEEE transactions on biomedical circuits and systems·2026

Same journal

A VPG-Based Adaptive Windowing PPG Sensor IC for Low-Power Wearable Monitoring.

IEEE transactions on biomedical circuits and systems·2026

Same journal

A Chopper Amplifier with Feedforward SAR ADC Assisted DC Servo Loop Achieving ±1V DC Offset Cancellation in 2.1s for Neural Signal Recordings.

IEEE transactions on biomedical circuits and systems·2026

Same journal

ANP-R: A 22nm 0.88pJ/SOP Asynchronous SNN-based Processor with Coarse-Grained Reconfigurable Architecture Enabling Multisensory On-chip Incremental Learning for Edge AI.

IEEE transactions on biomedical circuits and systems·2026

Same journal

A High-Efficiency Neural Processing SoC for Adaptive Closed-Loop Neuromodulation.

IEEE transactions on biomedical circuits and systems·2026

Same journal

DustNet: A Wireless Network of Ultrasonic Neural Implants.

IEEE transactions on biomedical circuits and systems·2026

See all related articles

Search research articles

Related Experiment Video

Updated: Sep 18, 2025

Author Spotlight: Advancing Large-Scale Neural Dynamics Through HD-MEA Technology

Author Spotlight: Advancing Large-Scale Neural Dynamics Through HD-MEA Technology

Published on: March 8, 2024

A 0.66-mm² 0.49 pJ/SOP SNN Processor With Temporal-Spatial Post-Neuron-Processing and Model-Adaptive Crossbar in

Jinqiao Yang, Zikai Zhu, Haoming Chu

IEEE Transactions on Biomedical Circuits and Systems

|June 24, 2025

Summary

This summary is machine-generated.

This study introduces a novel Spiking Neural Network (SNN) processor for AIoT devices, enhancing energy efficiency and model adaptability. Its innovative design achieves superior performance in a compact form factor.

More Related Videos

Probing C84-embedded Si Substrate Using Scanning Probe Microscopy and Molecular Dynamics

Probing C84-embedded Si Substrate Using Scanning Probe Microscopy and Molecular Dynamics

Published on: September 28, 2016

Characterization of SiN Integrated Optical Phased Arrays on a Wafer-Scale Test Station

Characterization of SiN Integrated Optical Phased Arrays on a Wafer-Scale Test Station

Published on: April 1, 2020

Related Experiment Videos

Last Updated: Sep 18, 2025

Author Spotlight: Advancing Large-Scale Neural Dynamics Through HD-MEA Technology

Author Spotlight: Advancing Large-Scale Neural Dynamics Through HD-MEA Technology

Published on: March 8, 2024

Probing C84-embedded Si Substrate Using Scanning Probe Microscopy and Molecular Dynamics

Probing C84-embedded Si Substrate Using Scanning Probe Microscopy and Molecular Dynamics

Published on: September 28, 2016

Characterization of SiN Integrated Optical Phased Arrays on a Wafer-Scale Test Station

Characterization of SiN Integrated Optical Phased Arrays on a Wafer-Scale Test Station

Published on: April 1, 2020

Area of Science:

Computer Engineering
Artificial Intelligence
Neuromorphic Computing

Background:

Existing parallel architectures for Spiking Neural Networks (SNNs) face limitations in energy efficiency, model adaptability, and area footprint for AIoT applications.
Developing compact and efficient hardware for SNNs is crucial for advancing edge AI capabilities.

Purpose of the Study:

To present a novel SNN processor designed for high energy efficiency and model adaptability in a compact area footprint for AIoT.
To overcome the limitations of current parallel architectures in terms of power consumption and flexibility.

Main Methods:

Implementation of a Temporal-Spatial Post-Neuron Processing (PoNP) scheme for efficient membrane potential reuse and parallelism.
Integration of a Model-Adaptive Crossbar design with dynamic switching for versatile SNN model processing.
Utilizing an 8-way parallel pipeline architecture for enhanced throughput.

Main Results:

Achieved a throughput of 128 Synaptic Operations (SOPs) per cycle, with a 2.8x enhancement in energy efficiency.
Fabricated in a 40-nm CMOS process, the chip occupies 0.66 mm² and consumes 6.26 mW.
Demonstrated best-in-class energy efficiency (0.49 pJ/SOP) and low latency across diverse SNN datasets.

Conclusions:

The developed SNN processor offers a significant advancement in energy efficiency and adaptability for AIoT.
The PoNP scheme and Model-Adaptive Crossbar design are key innovations enabling superior performance.
This work sets a new benchmark for neuromorphic hardware in terms of power consumption and processing capabilities.