Related Experiment Video
Updated: Sep 18, 2025

The Effect of Anodization Parameters on the Aluminum Oxide Dielectric Layer of Thin-Film Transistors
Published on: May 24, 2020
Retention and endurance analysis for 2T0C DRAM based on ALD-ITZO thin film transistors
Jingxuan Wei1, Yu Zhang2, Nannan Li2
1Fudan University, Handan Road 220, Yangpu Disctrict, Shanghai, Shanghai, 200433, CHINA.
Abstract:
DRAM technology is crucial in modern integrated circuits. However, the conventional 1T1C DRAM is approaching its limitations in scalability near 10 nm technical node, posing challenges for storage capacity and integration. Therefore, research has focused on incorporating 3D-stacking DRAM to enhance both capacity and integration. Among these advancements, the capacitor-less-two-transistor (2T0C) was demonstrated as a novel architecture to facilitate the development of 3D DRAM for integration enhancement. Numerous studies have employed metal oxide semiconductors (MOS) as the channel material for 2T0C DRAM. As a novel MOS, indium tin zinc oxide (ITZO) has demonstrated exceptional performance in thin-film transistors (TFTs) with high mobility and on-current, surpassing widely used MOS of IGZO in 2T0C DRAM. In this study, ITZO TFTs and 2T0C DRAM devices were fabricated via ALD for comprehensive film and device characterization. The single ITZO TFTs exhibited the Ion/Ioff ratio of 106 and the leakage current of 10-5 μA/μm. The 2T0C DRAM devices were utilized to characterize the retention, endurance and operation window for device evaluation and in comparison with 1T1C DRAM. The results revealed that various sizes of 2T0C DRAM devices demonstrated retention time ranging from 10 to 100 seconds, an endurance of 105 program-erase cycles, and an operation voltage window of 5.05 V. Notably, the transfer characterizations of the fabricated ITZO TFT exhibited a distinct "0" read state, different from the fresh state, which supports a novel reclassification of the operational states of 2T0C DRAM. .
More Related Videos
Related Concept Videos
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
MOS Capacitor
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
MOSFET: Depletion Mode
The primary characteristic of depletion-mode MOSFETs is their ability to conduct current between the drain and source terminals without gate bias. This inherent conductivity...
Small-Signal Analysis of MOSFET Amplifiers

