Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Field Effect Transistor01:29

Field Effect Transistor

575
Field-effect transistors (FETs) are integral to electronic circuits and distinguished by their three-terminal setup: the gate, drain, and source. These transistors operate as unipolar devices, which utilize either electrons or holes as charge carriers, in contrast to bipolar transistors, which use both types of carriers. The primary function of the FET is to modulate the flow of these carriers from the source to the drain through a channel. The voltage difference between the gate and source...
575
Biasing of FET01:22

Biasing of FET

372
Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
372
Semiconductors01:22

Semiconductors

920
There is variation in the electrical conductivity of materials - metals, semiconductors, and insulators that are showcased with the help of the energy band diagrams.
Metals such as copper (Cu), zinc (Zn), or lead (Pb) have low resistivity and feature conduction bands that are either not fully occupied or overlap with the valence band, making a bandgap non-existent. This allows electrons in the highest energy levels of the valence band to easily transition to the conduction band upon gaining...
920
Types of Semiconductors01:20

Types of Semiconductors

934
Intrinsic semiconductors are highly pure materials with no impurities. At absolute zero, these semiconductors behave as perfect insulators because all the valence electrons are bound, and the conduction band is empty, disallowing electrical conduction. The Fermi level is a concept used to describe the probability of occupancy of energy levels by electrons at thermal equilibrium. In intrinsic semiconductors, the Fermi level is positioned at the midpoint of the energy gap at absolute zero. When...
934
Metal-Semiconductor Junctions01:24

Metal-Semiconductor Junctions

519
The contact of metal and semiconductor can lead to the formation of a junction with either Schottky or Ohmic behavior.
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
519
Characteristics of JFET01:21

Characteristics of JFET

667
Junction Field Effect Transistors (JFETs) exhibit specific operational characteristics based on the relationship between the drain current (id) and the drain-source voltage (Vds), along with varying gate-source voltages (Vgs).
The core of a JFET's operation is controlling drain current by modulating the gate-source voltage. When the drain and gate voltage are set to zero, the JFET exhibits no net current flow, representing a state of equilibrium. The drain current increases linearly as the...
667

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Patients' Experiences of Nurse-Led eHealth Interventions for Chronic Heart Failure: Qualitative Systematic Review and Meta-Synthesis.

Journal of medical Internet research·2026
Same author

Interfacial Hydrogen Bonding for Efficient and Robust Flexible Tin Perovskite Solar Cells.

Angewandte Chemie (International ed. in English)·2026
Same author

Enhanced Anti-Counterfeiting Using Dynamic Encryption with Dual Physically Unclonable Functions.

ACS applied materials & interfaces·2026
Same author

Polymer-Assisted Controllable Growth of Large-Scale and High-Quality Two-Dimensional Perovskite Single-Crystal Microplate Arrays toward Photodetector Integration.

ACS nano·2026
Same author

From Planar to 3D: The Evolution of Complementary Field-Effect Transistor for Next-Generation Semiconductor Nodes.

Advanced materials (Deerfield Beach, Fla.)·2026
Same author

Effects of Internet-Based Lifestyle Interventions on Nonalcoholic Fatty Liver Disease: A Meta-Analysis of Randomized Controlled Trials.

Canadian journal of gastroenterology & hepatology·2026

Related Experiment Video

Updated: Sep 16, 2025

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

9.8K

Wafer-Scale High Mobility 2D Tellurium Thin-Film Transistor for Heterogeneous Integrated 3D-CFET Logic Circuits.

Yalun Tang1, Yilong Song1, Longhui Zeng1

  • 1Department of Electrical and Computer Engineering, University of California San Diego, 9500 Gilman Dr., La Jolla, California, 92093, United States.

Small (Weinheim an Der Bergstrasse, Germany)
|July 9, 2025
PubMed
Summary

Researchers developed high-performance, low-temperature processed 2D tellurium (Te) thin-film transistors (TFTs) for complementary field-effect transistors (CFETs). This breakthrough enables advanced 3D integrated circuits, enhancing functionality and energy efficiency in next-generation electronics.

Keywords:
3D complementary field‐effect‐transistorlogic gate circuitsn‐type a‐In‐Ga‐Zn‐O, p‐type Telluriumthin‐film transistor

More Related Videos

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating
10:36

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating

Published on: April 12, 2018

11.6K
The Effect of Anodization Parameters on the Aluminum Oxide Dielectric Layer of Thin-Film Transistors
12:32

The Effect of Anodization Parameters on the Aluminum Oxide Dielectric Layer of Thin-Film Transistors

Published on: May 24, 2020

8.9K

Related Experiment Videos

Last Updated: Sep 16, 2025

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

9.8K
Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating
10:36

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating

Published on: April 12, 2018

11.6K
The Effect of Anodization Parameters on the Aluminum Oxide Dielectric Layer of Thin-Film Transistors
12:32

The Effect of Anodization Parameters on the Aluminum Oxide Dielectric Layer of Thin-Film Transistors

Published on: May 24, 2020

8.9K

Area of Science:

  • Materials Science
  • Semiconductor Physics
  • Electronics Engineering

Background:

  • Complementary field-effect transistors (CFETs) vertically integrate p-channel and n-channel transistors for advanced electronics.
  • Developing high-performance, back-end-of-line (BEOL)-compatible p-channel thin-film transistors (TFTs) remains a significant challenge for wafer-scale CFET technology.
  • Existing tellurium (Te) based p-channel TFTs show unsatisfactory device performance.

Purpose of the Study:

  • To develop a high-performance, low-temperature processed p-channel TFT for BEOL-compatible CFETs.
  • To improve carrier transport in 2D Te thin films for enhanced device performance.
  • To demonstrate the feasibility of heterogeneous integration of p-channel Te-TFTs with n-channel oxide-TFTs in a 3D CFET architecture.

Main Methods:

  • Growth of in-plane crystal-oriented 2D Te channel thin films.
  • Fabrication of p-channel Te-TFTs with a maximum process temperature of 150 °C.
  • Integration of 2D p-Te TFTs with n-a-IGZO TFTs to create a hybrid CFET device.

Main Results:

  • Achieved high saturation mobility (≈31 cm² V⁻¹ s⁻¹) in the 2D Te-TFTs.
  • Successfully fabricated 3D-vertical CFET devices with heterogeneous integration on a 2-inch wafer.
  • Demonstrated excellent inverter characteristics with a high voltage gain of 162 at VDD = 4 V in the hybrid CFET.

Conclusions:

  • Low-temperature processed p-channel Te-TFTs are a promising solution for BEOL heterogeneous-compatible integration.
  • This technology enables enhanced functionality and high energy efficiency for next-generation electronics.
  • The developed 2D Te TFTs pave the way for advanced 3D integrated circuits and wafer-scale CFET applications.