Related Experiment Video
Updated: Jan 13, 2026

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
Published on: May 13, 2020
Bidirectional Polarization-Controlled Nonvolatile Ferroelectric SnS/α-In2Se3 van der Waals Heterojunction for
Cheolhwa Jang1,2, Budhi Singh1, Jingjie Niu1,2
1SKKU Advanced Institute of Nanotechnology (SAINT), Sungkyunkwan University, Suwon 16419, Korea.
Abstract:
Logic-in-memory devices have emerged as a promising architecture for next-generation computing due to their ability to efficiently process large volumes of data. This is especially critical because the traditional von Neumann architecture─where processing and memory units are physically separated─has become a significant bottleneck in the semiconductor industry. To address this challenge, we present a SnS/α-In2Se3 van der Waals (vdW) heterojunction-based ferroelectric field-effect transistor (Fe-FET) that exhibits both nonvolatile memory functionality and reconfigurable logic-in-memory capabilities. The distinctive architecture of this Fe-FET enables both in-plane and out-of-plane ferroelectric polarization. The interplay of these polarizations, modulated by drain and gate voltage pulses, results in four distinct initial resistance states, each demonstrating stable cycling endurance and extended retention. Utilizing these multiple resistance states, fundamental logic operations─including NOR, NAND, AND, and OR─are successfully demonstrated through voltage-controlled manipulation of ferroelectric polarization. This approach achieves genuine logic-in-memory functionality by integrating memory and logic within a single nonvolatile vdW Fe-FET, thereby eliminating data transfer delays and reducing energy consumption. These advancements mark a significant step toward the realization of next-generation, low-power electronic systems with enhanced computational efficiency and storage density.
Related Concept Videos
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
Biasing of P-N Junction
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
Metal-Semiconductor Junctions
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
Semiconductors
Metals such as copper (Cu), zinc (Zn), or lead (Pb) have low resistivity and feature conduction bands that are either not fully occupied or overlap with the valence band, making a bandgap non-existent. This allows electrons in the highest energy levels of the valence band to easily transition to the conduction band upon gaining...
Types of Semiconductors
MOS Capacitor
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...

