Related Experiment Video
Updated: Aug 13, 2026

Theoretical Calculation and Experimental Verification for Dislocation Reduction in Germanium Epitaxial Layers with Semicylindrical Voids on Silicon
Published on: July 17, 2020
Mitigating Hysteresis in Amorphous Tellurium Selenium Oxide P-Type Field-Effect Transistor Via Fermi-Level Tuning
Zhidong Tang1, Ting Liu1, Jianshi Tang1
1School of Integrated Circuits, Beijing Advanced Innovation Center for Integrated Circuits, BNRist, Tsinghua University, Beijing100084, China.
None:
Despite the tremendous progress in n-type oxide semiconductors like InGaZnOx, the development of high-performance p-type oxide semiconductors is indispensable for realizing back-end-of-line-compatible complementary logic in emerging applications such as monolithic three-dimensional integration. While amorphous tellurium selenium oxide (TeSeOx) p-type field-effect transistors (p-FETs) with relatively high mobility exhibit appealing potential, their practical applications remain hindered by pronounced hysteresis and operational instabilities. In this work, we propose a Fermi-level tuning strategy to suppress hysteresis by strategically modulating the energetic alignment between the channel EF and the defect bands within the gate oxide (GOX). Through a comparative analysis of HfO2 and Al2O3 as GOX, we demonstrate that Al2O3 effectively mitigates the instabilities induced by charge trapping. Moreover, despite a lower dielectric constant (κ) of Al2O3 compared to HfO2, Al2O3-gated p-FETs exhibit substantially suppressed hysteresis and enhanced field-effect mobility compared to HfO2-gated counterparts, thereby challenging the conventional capacitance-based scaling expectations.
Related Concept Videos
Fermi Level Dynamics
Electron affinity in semiconductors refers to the energy gap between the minimum of its conduction band and the vacuum level and it is a critical parameter in determining how easily a semiconductor can accept additional electrons.
The work...
Fermi Level
At absolute zero temperature, electrons fill all energy states up to the Fermi level, leaving upper states empty. As the temperature rises,...
Metal-Semiconductor Junctions
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The semiconductor's...
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the gate...
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no current...
