Related Experiment Video
Updated: Aug 28, 2026

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
Published on: May 13, 2020
Current Enhancement Behavior Under Positive Bias Stress in a-InGaZnO Thin-Film Transistors
Guangan Yang1, Xu Guo1, Tianzhen Li1
1The College of Integrated Circuit Science and Engineering, Nanjing University of Posts and Telecommunications, Nanjing 210023, China.
Abstract:
Enhancement behavior on saturation current of output characteristics in amorphous indium-gallium-zinc oxide (a-IGZO) thin-film transistors under positive bias stress (PBS) is investigated. The threshold voltage (Vth) of the a-IGZO TFT demonstrates a typical positive shift during PBS. Notably, the output current at an identical overdrive voltage (Vov) initially rises with increasing bias stress duration. The observed phenomena are elucidated by the detrapping of positively charged defects situated at the interface between the dielectric and active layer due to electrons induced by bias stress during PBS, which diminishes carrier scattering at the channel interface. Following the full release of positive interface charge, additional electron trapping states emerge. The presence of trapped electrons intensifies carrier scattering at the channel interface, leading to a degradation in drive current. Low-frequency noise (LFN) measurements are conducted to verify the suggested mechanism of PBS instability in a-IGZO TFTs. Moreover, the energy distribution of PBS-induced traps is shown by C-V characterization to be exponential, dominated by shallow traps. Passivation greatly enhanced the PBS stability, which is attributed to hydrogen doping-induced defect passivation and the shielding of the back-channel interface from the air atmosphere.
More Related Videos
Related Concept Videos
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no current...
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the gate...
Biasing of P-N Junction
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
MOSFET: Depletion Mode
The primary characteristic of depletion-mode MOSFETs is their ability to conduct current between the drain and source terminals without gate bias. This inherent conductivity arises...
Switching of BJT
Cut-off Mode ("Off" State): In this state, both the emitter-base and collector-base junctions are reverse-biased. The...

