Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Filters

Yasir Hashim

Showing results (1-10 of 7) with videos related to

Pageof 1
Sort By:
Journal of Nanoscience and Nanotechnology|April 20, 2018
A New Approach for Dimensional Optimization of Inverters in 6T-Static Random-Access Memory Cell Based on Silicon Nanowire TransistorYasir Hashim
Journal of Nanoscience and Nanotechnology|July 19, 2016
Nanowire NMOS Logic Inverter CharacterizationYasir Hashim
Journal of Nanoscience and Nanotechnology|February 17, 2018
Optimization of Resistance Load in 4T-Static Random-Access Memory Cell Based on Silicon Nanowire TransistorYasir Hashim
Journal of Nanoscience and Nanotechnology|October 6, 2012
Nanowire dimensions effect on ON/OFF current ratio and sub-threshold slope in silicon nanowire transistorsYasir Hashim, Othman Sidek
Journal of Nanoscience and Nanotechnology|February 21, 2013
Effect of temperature on the characteristics of silicon nanowire transistorYasir Hashim, Othman Sidek
Journal of Nanoscience and Nanotechnology|December 31, 2015
Optimization of Nanowire-Resistance Load Logic InverterYasir Hashim, Othman Sidek
Journal of Nanoscience and Nanotechnology|May 8, 2013
Dimensional optimization of nanowire--complementary metal oxide--semiconductor inverterYasir Hashim, Othman Sidek
Pageof 1

Showing results (1-10 of 7) with videos related to

Sort By:
Pageof 1
Journal of Nanoscience and Nanotechnology|April 20, 2018
A New Approach for Dimensional Optimization of Inverters in 6T-Static Random-Access Memory Cell Based on Silicon Nanowire TransistorYasir Hashim
Journal of Nanoscience and Nanotechnology|July 19, 2016
Nanowire NMOS Logic Inverter CharacterizationYasir Hashim
Journal of Nanoscience and Nanotechnology|February 17, 2018
Optimization of Resistance Load in 4T-Static Random-Access Memory Cell Based on Silicon Nanowire TransistorYasir Hashim
Journal of Nanoscience and Nanotechnology|October 6, 2012
Nanowire dimensions effect on ON/OFF current ratio and sub-threshold slope in silicon nanowire transistorsYasir Hashim, Othman Sidek
Journal of Nanoscience and Nanotechnology|February 21, 2013
Effect of temperature on the characteristics of silicon nanowire transistorYasir Hashim, Othman Sidek
Journal of Nanoscience and Nanotechnology|December 31, 2015
Optimization of Nanowire-Resistance Load Logic InverterYasir Hashim, Othman Sidek
Journal of Nanoscience and Nanotechnology|May 8, 2013
Dimensional optimization of nanowire--complementary metal oxide--semiconductor inverterYasir Hashim, Othman Sidek
Pageof 1