Energy-band engineering for improved charge retention in fully self-aligned double floating-gate single-electron

Xiaohui Tang1, Christophe Krzeminski, Aurélien Lecavelier des Etangs-Levallois

  • 1Institute of Information and Communication Technologies, Electronics and Applied Mathematics (ICTEAM), Université catholique de Louvain, Place du Levant, 3, B-1348 Louvain-la-Neuve, Belgium. xiaohui.tang@uclouvain.be

Nano Letters
|October 5, 2011
PubMed

Related Concept Videos

MOS Capacitor01:25

MOS Capacitor

A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
The Electrical Double Layer01:30

The Electrical Double Layer

In the region where two bulk phases meet, an intricate electric charge distribution arises due to charge transfer, ion adsorption, molecular orientation, and charge distortion. This complex distribution is commonly referred to as the electrical double layer.When a solid electrode interfaces with ions in an electrolyte solution, the speed of electron transfer dictates the rates of oxidation and reduction. The electrode acquires a charge through the escape of atoms into the solution as cations or...
Biasing of FET01:22

Biasing of FET

Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the gate...
Fermi Level Dynamics01:12

Fermi Level Dynamics

The vacuum level denotes the energy threshold required for an electron to escape from a material surface. It is usually positioned above the conduction band of a semiconductor and acts as a benchmark for comparing electron energies within various materials.
Electron affinity in semiconductors refers to the energy gap between the minimum of its conduction band and the vacuum level and it is a critical parameter in determining how easily a semiconductor can accept additional electrons.
The work...