Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Field Effect Transistor01:29

Field Effect Transistor

Field-effect transistors (FETs) are integral to electronic circuits and distinguished by their three-terminal setup: the gate, drain, and source. These transistors operate as unipolar devices, which utilize either electrons or holes as charge carriers, in contrast to bipolar transistors, which use both types of carriers. The primary function of the FET is to modulate the flow of these carriers from the source to the drain through a channel. The voltage difference between the gate and source...
Metal-Semiconductor Junctions01:24

Metal-Semiconductor Junctions

The contact of metal and semiconductor can lead to the formation of a junction with either Schottky or Ohmic behavior.
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The semiconductor's...
Fermi Level Dynamics01:12

Fermi Level Dynamics

The vacuum level denotes the energy threshold required for an electron to escape from a material surface. It is usually positioned above the conduction band of a semiconductor and acts as a benchmark for comparing electron energies within various materials.
Electron affinity in semiconductors refers to the energy gap between the minimum of its conduction band and the vacuum level and it is a critical parameter in determining how easily a semiconductor can accept additional electrons.
The work...
Biasing of Metal-Semiconductor Junctions01:27

Biasing of Metal-Semiconductor Junctions

Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
Biasing of FET01:22

Biasing of FET

Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the gate...
Electrostatic Boundary Conditions in Dielectrics01:27

Electrostatic Boundary Conditions in Dielectrics

When an electric field passes from one homogeneous medium to another, crossing the boundary between the two mediums imparts a discontinuity in the electric field. This results in electrostatic boundary conditions that depend on the type of mediums the field propagates through.
Consider a case where both the mediums across a boundary are two different dielectric materials. Recall that the electric field and electric displacement are proportional and related through the material's permittivity.

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Dilute magnetism and edge-state engineering in monolayer SnO.

Nanoscale advances·2026
Same author

Polarization-Enabled Piezoelectric Tellurium-Selenium (Te<sub>x</sub>Se<sub>1-</sub> <sub>x</sub>) Thin Films for Memory Switching and Artificial Synaptic Functions.

Advanced science (Weinheim, Baden-Wurttemberg, Germany)·2026
Same author

Selective Defect Engineering for Gate-Controlled yet Contact-Transparent Bi<sub>2</sub>O<sub>2</sub>Se Transistors.

ACS nano·2026
Same author

Stable Analog Weight Programming in Single-Crystalline van der Waals Ferroelectric Transistors for Reliable Computing-in-Memory.

Advanced materials (Deerfield Beach, Fla.)·2026
Same author

From Planar to 3D: The Evolution of Complementary Field-Effect Transistor for Next-Generation Semiconductor Nodes.

Advanced materials (Deerfield Beach, Fla.)·2026
Same author

Decoding the Histomorphological and Multi-Omic Characteristics of Melanotic Schwannoma.

Current medical science·2026

Related Experiment Video

Updated: May 9, 2026

All-electronic Nanosecond-resolved Scanning Tunneling Microscopy: Facilitating the Investigation of Single Dopant Charge Dynamics
11:33

All-electronic Nanosecond-resolved Scanning Tunneling Microscopy: Facilitating the Investigation of Single Dopant Charge Dynamics

Published on: January 19, 2018

Thickness-dependent interfacial Coulomb scattering in atomically thin field-effect transistors.

Song-Lin Li1, Katsunori Wakabayashi, Yong Xu

  • 1WPI Center for Materials Nanoarchitechtonics (WPI-MANA), National Institute for Materials Science, Tsukuba, Ibaraki, Japan. li.songlin@nims.go.jp

Nano Letters
|July 19, 2013
PubMed
Summary
This summary is machine-generated.

Carrier mobility in two-dimensional semiconductors like MoS2 significantly drops in thinner channels due to intensified scattering from surface impurities. This finding is crucial for improving future atomic electronics performance.

More Related Videos

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
05:39

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform

Published on: August 2, 2019

Fabrication of Gate-tunable Graphene Devices for Scanning Tunneling Microscopy Studies with Coulomb Impurities
11:42

Fabrication of Gate-tunable Graphene Devices for Scanning Tunneling Microscopy Studies with Coulomb Impurities

Published on: July 24, 2015

Related Experiment Videos

Last Updated: May 9, 2026

All-electronic Nanosecond-resolved Scanning Tunneling Microscopy: Facilitating the Investigation of Single Dopant Charge Dynamics
11:33

All-electronic Nanosecond-resolved Scanning Tunneling Microscopy: Facilitating the Investigation of Single Dopant Charge Dynamics

Published on: January 19, 2018

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
05:39

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform

Published on: August 2, 2019

Fabrication of Gate-tunable Graphene Devices for Scanning Tunneling Microscopy Studies with Coulomb Impurities
11:42

Fabrication of Gate-tunable Graphene Devices for Scanning Tunneling Microscopy Studies with Coulomb Impurities

Published on: July 24, 2015

Area of Science:

  • Materials Science
  • Condensed Matter Physics
  • Nanotechnology

Background:

  • Two-dimensional (2D) semiconductors are promising for next-generation atomic electronics.
  • Low carrier mobility (μ) in 2D materials hinders device performance compared to bulk counterparts.
  • Understanding mobility limitations is key to advancing 2D semiconductor technology.

Purpose of the Study:

  • Investigate the relationship between MoS2 layer number and carrier mobility.
  • Identify the origins of mobility degradation in atomically thin MoS2 field-effect transistors.
  • Develop a model to explain scattering mechanisms in thinned 2D channels.

Main Methods:

  • Combined experimental and theoretical study of MoS2 field-effect transistors.
  • Varied the number of MoS2 layers (NLs) to observe mobility changes.
  • Developed a generalized Coulomb scattering model considering device configuration.

Main Results:

  • Observed a strong correlation between carrier mobility and the number of MoS2 layers.
  • Monolayer MoS2 exhibited a 10-fold decrease in mobility compared to thicker layers.
  • The developed model revealed intensified Coulomb scattering from interfacial impurities in thinned channels.

Conclusions:

  • Interfacial Coulomb impurities become dominant scatterers in extremely thin MoS2 channels, surpassing lattice phonons.
  • Surface quality critically impacts electrical transport in 2D semiconductors.
  • This research provides insights for improving the performance of future atomic electronics.