Related Experiment Video
Updated: Apr 15, 2026

12:19
Measurement of Quantum Interference in a Silicon Ring Resonator Photon Source
Published on: April 4, 2017
9.0K
Reconfigurable dual-channel all-optical logic gate in a silicon waveguide using polarization encoding.
Optics Letters
|April 2, 2015
Summary
This study demonstrates a reconfigurable dual-channel all-optical logic gate using silicon photonics. It successfully implements six logic functions for polarization-encoded signals, paving the way for advanced optical computing.
Area of Science:
- Photonics and Optical Engineering
- Integrated Optics
- Silicon Photonics
Background:
- All-optical logic gates are crucial for high-speed optical communication networks.
- Previous implementations often lack reconfigurability or dual-channel capabilities.
- Silicon waveguides offer a promising platform for integrated photonic devices.
Purpose of the Study:
- To propose and experimentally demonstrate a reconfigurable dual-channel all-optical logic gate.
- To implement six distinct logic functions using polarization encoding.
- To leverage four-wave mixing in silicon waveguides for signal processing.
Main Methods:
- Utilizing four-wave mixing in a silicon waveguide.
- Employing non-return-to-zero polarization-shift keying (NRZ-PolSK) signals at 10 Gb/s.
- Modulating signals with 10-bit on-off keying (OOK) sequences derived from pseudo-random binary sequences.
Main Results:
- Successful implementation of six logic functions (XNOR, AND, NOR, XOR, AB¯, A¯B) across two wavelength channels.
- Clear observation of eye diagrams confirming signal integrity.
- Demonstration of reconfigurability by adjusting polarization states.
Conclusions:
- The proposed all-optical logic gate is reconfigurable and operates on dual channels.
- The silicon waveguide platform is suitable for implementing complex optical logic operations.
- This work contributes to the development of advanced optical signal processing and computing.
Related Concept Videos
Biasing of P-N Junction
2.7K
The operation of a p-n junction diode involves various biasing conditions, including forward bias, reverse bias, and equilibrium.
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
2.7K
MOSFET: Enhancement Mode
1.0K
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
1.0K
Biasing of Metal-Semiconductor Junctions
857
Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
857
Ligand-Gated Ion Channel Receptor: Gating Mechanism
5.0K
Ligand-gated ion channels are transmembrane proteins that play a vital role in intercellular communication and functions of the nervous system. They allow the influx of ions across the membrane once the neurotransmitter binds, allowing the subsequent transmission of electrical excitation across the neurons. Other ligand-gated ion channels, like the γ-aminobutyric acid (GABA) receptor, permit anions like chloride into the cells on the binding of the GABA molecule. Their entry into the cell...
5.0K
MOSFET Amplifiers
715
The MOSFET, when operating in its active region, functions as a voltage-controlled current source. In this region, the gate-to-source voltage controls the drain current. This principle underlies the operation of the transconductance MOSFET amplifier. The output current is directed through a load resistor to convert this amplifier into a voltage amplifier. The output voltage is then obtained by subtracting the voltage drop across the load resistance from the supply voltage. This process results...
715
Biasing of FET
980
Biasing a Junction Field Effect Transistor (JFET) is crucial for setting operational parameters and ensuring efficient functioning in electronic circuits. JFETs are characterized by using a single carrier type in N-channel or P-channel configurations, where the channel is surrounded by PN junctions. These junctions are central to the device's ability to control current flow.
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
980

