Related Experiment Video
Updated: Feb 23, 2026

Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping
Published on: June 3, 2015
The Programming Optimization of Capacitorless 1T DRAM Based on the Dual-Gate TFET.
Wei Li1, Hongxia Liu2, Shulong Wang3
1Key Laboratory for Wide Band Gap Semiconductor Materials and Devices of Education, School of Microelectronics, Xidian University, Xi'an, 710071, China.
This study optimizes dual-gate tunneling field-effect transistor (DG-TFET) DRAM for improved performance. Optimized programming conditions significantly enhance retention time and reduce power consumption in capacitorless DRAM cells.
Area of Science:
- Semiconductor device physics
- Integrated circuit design
- Memory technology
Background:
- Traditional one transistor-one capacitor (1T-1C) dynamic random access memory (DRAM) suffers from large capacitor volume and high leakage current.
- Tunneling field-effect transistors (TFETs) offer low off-state current and high switching ratios, making them suitable for DRAM applications.
- Dual-gate TFET (DG-TFET) DRAM presents a capacitorless structure with enhanced retention time and reduced temperature dependence.
Purpose of the Study:
- To investigate and optimize the programming conditions for DG-TFET DRAM.
- To provide guidelines for enhancing the performance of TFET-based DRAM.
- To analyze the impact of programming on the writing and reading operations of DG-TFET DRAM.
Main Methods:
- Utilized the Silvaco Atlas simulation tool for detailed analysis.
- Investigated the band-to-band tunneling (BTBT) mechanisms governing write and read operations.
- Determined optimal gate voltages for hole storage and retention during the '1' state.
Main Results:
- Achieved a high current ratio of reading '1' to reading '0' (10^7) with optimized programming.
- Demonstrated a retention time (RT) exceeding 2 seconds.
- Showcased the sensitivity of TFET DRAM performance to programming conditions.
Conclusions:
- Optimized programming conditions are crucial for achieving superior performance in DG-TFET DRAM.
- The proposed optimization significantly improves retention time, reducing the need for frequent refreshing.
- Enhanced RT leads to lower dynamic power consumption in DRAM systems.
Related Concept Videos
MOS Capacitor
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
Field Effect Transistor
Design Example: Capacitance Multiplier Circuit
The circuit illustrated in Figure 1 below incorporates two op-amps, with the first operating as a voltage follower and the second acting as an inverting amplifier.
MOSFET: Depletion Mode
The primary characteristic of depletion-mode MOSFETs is their ability to conduct current between the drain and source terminals without gate bias. This inherent conductivity...

