Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

MOS Capacitor01:25

MOS Capacitor

1.2K
A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
1.2K
Characteristics of MOSFET01:17

Characteristics of MOSFET

641
Metal-oxide-semiconductor field-effect Transistors, or MOSFETs, play a critical role in electronic circuits. They are primarily utilized for amplifying and switching signals.
Various vital parameters influence their functionality, which is crucial for theory and electronics applications. First, channel dimensions, precisely length, and width, are pivotal. The size of these channels affects the transistor's ability to carry current and switching speeds; shorter channels typically enable...
641
MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

581
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
581
MOSFET: Depletion Mode01:20

MOSFET: Depletion Mode

609
Depletion-mode MOSFETs represent a unique subset of MOSFET technology, functioning fundamentally differently from their enhancement-mode counterparts. Unlike enhancement MOSFETs, which require a positive gate-source voltage (Vgs) to turn on, depletion-mode MOSFETs are inherently conductive and "normally on" devices.
The primary characteristic of depletion-mode MOSFETs is their ability to conduct current between the drain and source terminals without gate bias. This inherent conductivity...
609
Biasing of Metal-Semiconductor Junctions01:27

Biasing of Metal-Semiconductor Junctions

421
Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
421
MOSFET01:16

MOSFET

785
The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) plays a pivotal role in modern electronics thanks to its versatility and efficiency in controlling electrical currents. This device, also known as IGFET, MISFET, and MOSFET, has three main terminals: the Source, Drain, and Gate. MOSFETs are classified into n-channel or p-channel types based on the doping characteristics of their substrate and the source or drain regions.
In an n-MOSFET, the structure includes n-type source and drain...
785

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Improving the Nonvolatile Memory Characteristics of Sol-Gel-Processed Y<sub>2</sub>O<sub>3</sub> RRAM Devices Using Mono-Ethanolamine Additives.

Materials (Basel, Switzerland)·2024
Same author

UV/Ozone-Treated and Sol-Gel-Processed Y<sub>2</sub>O<sub>3</sub> Insulators Prepared Using Gelation-Delaying Precursors.

Nanomaterials (Basel, Switzerland)·2024
Same author

Effect of Electrochemically Active Top Electrode Materials on Nanoionic Conductive Bridge Y<sub>2</sub>O<sub>3</sub> Random-Access Memory.

Nanomaterials (Basel, Switzerland)·2024
Same author

Sol-Gel-Processed Y<sub>2</sub>O<sub>3</sub> Multilevel Resistive Random-Access Memory Cells for Neural Networks.

Nanomaterials (Basel, Switzerland)·2023
Same author

Simulation of Capacitorless DRAM Based on the Polycrystalline Silicon Nanotube Structure with Multiple Grain Boundaries.

Nanomaterials (Basel, Switzerland)·2023
Same author

One-Stop Strategy for Obtaining Controllable Sensitivity and Feasible Self-Patterning in Silver Nanowires/Elastomer Nanocomposite-Based Stretchable Ultrathin Strain Sensors.

Biomacromolecules·2023

Related Experiment Video

Updated: Nov 13, 2025

All-electronic Nanosecond-resolved Scanning Tunneling Microscopy: Facilitating the Investigation of Single Dopant Charge Dynamics
11:33

All-electronic Nanosecond-resolved Scanning Tunneling Microscopy: Facilitating the Investigation of Single Dopant Charge Dynamics

Published on: January 19, 2018

10.0K

Analysis of Grain Boundary Dependent Memory Characteristics in Poly-Si One-Transistor Dynamic Random-Access Memory.

Songyi Yoo1, In-Man Kang2, Sung-Jae Cho3

  • 1Department of Electronic and Electrical Engineering, Ewha Womans University, Seoul 03760, Korea.

Journal of Nanoscience and Nanotechnology
|March 14, 2021
PubMed
Summary

Polysilicon 1T-DRAM cells use grain boundaries for data storage. More grain boundaries or specific locations degrade memory performance by trapping charge, impacting sensing margin and retention time.

More Related Videos

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
09:49

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx

Published on: May 13, 2020

4.2K
Gradient Echo Quantum Memory in Warm Atomic Vapor
10:00

Gradient Echo Quantum Memory in Warm Atomic Vapor

Published on: November 11, 2013

13.0K

Related Experiment Videos

Last Updated: Nov 13, 2025

All-electronic Nanosecond-resolved Scanning Tunneling Microscopy: Facilitating the Investigation of Single Dopant Charge Dynamics
11:33

All-electronic Nanosecond-resolved Scanning Tunneling Microscopy: Facilitating the Investigation of Single Dopant Charge Dynamics

Published on: January 19, 2018

10.0K
In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
09:49

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx

Published on: May 13, 2020

4.2K
Gradient Echo Quantum Memory in Warm Atomic Vapor
10:00

Gradient Echo Quantum Memory in Warm Atomic Vapor

Published on: November 11, 2013

13.0K

Area of Science:

  • Semiconductor device physics
  • Materials science
  • Integrated circuit design

Background:

  • Capacitorless one-transistor dynamic random-access memory (1T-DRAM) cells utilizing a polysilicon body offer cost-effective fabrication and enable 3D stacking for higher integration density.
  • Grain boundaries (GBs) in polysilicon act as charge storage regions, crucial for the operation of these thin-body 1T-DRAM devices.

Purpose of the Study:

  • To statistically analyze the impact of grain boundary (GB) number and location on the memory characteristics of polysilicon 1T-DRAM cells.
  • To understand how GBs influence charge trapping and, consequently, memory performance metrics like sensing margin and retention time.

Main Methods:

  • Technology Computer-Aided Design (TCAD) simulations were employed to model and analyze polysilicon 1T-DRAM cells.
  • Statistical analysis was performed to correlate the number and spatial arrangement of GBs with memory performance.

Main Results:

  • An increased number of GBs leads to a reduced sensing margin and shorter retention times due to enhanced trapped electron charge.
  • Memory performance degrades significantly when GBs are located adjacent to the source or drain junctions, areas of strong electric fields, particularly affecting the "0" state current.

Conclusions:

  • The number and location of grain boundaries within the polysilicon channel are critical design parameters for polysilicon 1T-DRAM.
  • Optimizing GB characteristics is essential for achieving desired memory performance and reliability in polysilicon 1T-DRAM technology.