Related Experiment Video
Updated: Nov 5, 2025

Electric-field Control of Electronic States in WS2 Nanodevices by Electrolyte Gating
Published on: April 12, 2018
Performance improvement in p-Type WS2field-effect transistors with 1T phase contacts
Yafen Yang1, Han Li1, Zhenghao Gu1
1State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai 200433, People's Republic of China.
Abstract:
The non-ideal contact between the metal electrode and semiconducting channel has become one of the major bottlenecks degrading the performance of field-effect transistors (FETs) based on two-dimensional (2D) materials. The formation of the Schottky barrier prohibiting the carrier injection as well as the Fermi level pinning effect have a strong impact on the device performance. In this work, we fabricated a 2D WS2FET device with engineered metallic 1T phase at the source/drain region by using Li intercalation method. As compared to the device with conventional 2H-WS2channel, the engineered FET with a 2H-WS2/1T-WS2junction has exhibited greatly improved performance such as over 10 times higher carrier mobility and steeper subthreshold slope. Such results have demonstrated the boosted carrier injection into the channel over the engineered metal contact as well as the reduced tunnel barrier width between the 2H/1T-WS2junction. This can be attractive for the large-scale integration of the 2D devices towards high-performance and high-reproducibility nanoelectronics applications.
Related Concept Videos
Metal-Semiconductor Junctions
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
Field Effect Transistor
Biasing of P-N Junction
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
P-N junction

