Jove
Visualize
Contact Us

Related Concept Videos

P-N junction01:11

P-N junction

729
A p-n junction is formed when p-type and n-type semiconductor materials are joined together. At the interface of the p-n junction, holes from the p-side and electrons from the n-side begin to diffuse into the opposite sides due to the concentration gradient. This diffusion of carriers leads to a region around the junction where there are no free charge carriers, known as the depletion region. The charge density within the depletion region for the n-side and p-side can be described by the...
729
Field Effect Transistor01:29

Field Effect Transistor

619
Field-effect transistors (FETs) are integral to electronic circuits and distinguished by their three-terminal setup: the gate, drain, and source. These transistors operate as unipolar devices, which utilize either electrons or holes as charge carriers, in contrast to bipolar transistors, which use both types of carriers. The primary function of the FET is to modulate the flow of these carriers from the source to the drain through a channel. The voltage difference between the gate and source...
619
Characteristics of MOSFET01:17

Characteristics of MOSFET

527
Metal-oxide-semiconductor field-effect Transistors, or MOSFETs, play a critical role in electronic circuits. They are primarily utilized for amplifying and switching signals.
Various vital parameters influence their functionality, which is crucial for theory and electronics applications. First, channel dimensions, precisely length, and width, are pivotal. The size of these channels affects the transistor's ability to carry current and switching speeds; shorter channels typically enable...
527
MOSFET01:16

MOSFET

615
The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) plays a pivotal role in modern electronics thanks to its versatility and efficiency in controlling electrical currents. This device, also known as IGFET, MISFET, and MOSFET, has three main terminals: the Source, Drain, and Gate. MOSFETs are classified into n-channel or p-channel types based on the doping characteristics of their substrate and the source or drain regions.
In an n-MOSFET, the structure includes n-type source and drain...
615
MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

506
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
506

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Vacuum Inner Spacer to Improve Annealing Effect during Electro-Thermal Annealing of Nanosheet FETs.

Micromachines·2022
Same author

Impact of Iterative Deuterium Annealing in Long-Channel MOSFET Performance.

Materials (Basel, Switzerland)·2022
Same author

Power Reduction in Punch-Through Current-Based Electro-Thermal Annealing in Gate-All-Around FETs.

Micromachines·2022
Same author

Dielectric Engineering to Suppress Cell-to-Cell Programming Voltage Interference in 3D NAND Flash Memory.

Micromachines·2021
Same author

Gateless and Capacitorless Germanium Biristor with a Vertical Pillar Structure.

Micromachines·2021
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Experiment Video

Updated: Sep 29, 2025

Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices
09:14

Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices

Published on: December 7, 2017

7.8K

N-Type Nanosheet FETs without Ground Plane Region for Process Simplification.

Khwang-Sun Lee1, Jun-Young Park1

  • 1School of Electronics Engineering, Chungbuk National University, Cheongju 28644, Korea.

Micromachines
|March 26, 2022
PubMed
Summary
This summary is machine-generated.

This study introduces a simplified fabrication method for nanosheet Field-Effect Transistors (FETs) using a doped ultra-thin layer instead of a ground plane. This advanced process enhances beyond-3nm node technology manufacturing efficiency.

Keywords:
band-to-band tunnelingepitaxial growthgate-all-around field-effect-transistors (GAA FETs)ground plane regionnanosheet FETs (NS FETs)parasitic channel leakagepunch-through

More Related Videos

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

9.8K
Preparation of Silicon Nanowire Field-effect Transistor for Chemical and Biosensing Applications
11:25

Preparation of Silicon Nanowire Field-effect Transistor for Chemical and Biosensing Applications

Published on: April 21, 2016

11.3K

Related Experiment Videos

Last Updated: Sep 29, 2025

Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices
09:14

Flow-assisted Dielectrophoresis: A Low Cost Method for the Fabrication of High Performance Solution-processable Nanowire Devices

Published on: December 7, 2017

7.8K
A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
07:12

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics

Published on: August 28, 2018

9.8K
Preparation of Silicon Nanowire Field-effect Transistor for Chemical and Biosensing Applications
11:25

Preparation of Silicon Nanowire Field-effect Transistor for Chemical and Biosensing Applications

Published on: April 21, 2016

11.3K

Area of Science:

  • Semiconductor Device Physics
  • Materials Science and Engineering
  • Nanotechnology

Background:

  • Fabrication of advanced semiconductor devices like nanosheet Field-Effect Transistors (FETs) for beyond-3nm node technology requires complex processing.
  • Conventional methods for forming the ground plane (GP) region involve ion implantation and high-temperature annealing, adding steps and cost.

Purpose of the Study:

  • To propose a simplified and more efficient fabrication process for nanosheet FETs.
  • To replace the conventional ground plane formation with an in-situ grown doped ultra-thin (DUT) layer.
  • To demonstrate that the simplified process does not compromise device performance.

Main Methods:

  • The proposed method replaces the ground plane formation with an epitaxial growth of a doped ultra-thin (DUT) layer on the wafer.
  • This process is integrated into the fabrication flow prior to the Six/SiGe1-x stack formation.
  • The entire process can be performed in-situ, avoiding chamber transfers and high-temperature annealing steps.

Main Results:

  • The conventional ion implantation and thermal annealing for the GP region are successfully replaced by the DUT layer approach.
  • The simplified fabrication process is shown to be compatible with nanosheet FETs for beyond-3nm node technology.
  • Device performance is maintained without degradation compared to conventional methods.

Conclusions:

  • A simplified fabrication process for nanosheet FETs has been developed, enhancing manufacturing efficiency for advanced nodes.
  • The use of an epitaxial DUT layer offers a viable alternative to traditional ground plane formation techniques.
  • This innovation streamlines the production of next-generation semiconductor devices.