Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

Biasing of P-N Junction01:16

Biasing of P-N Junction

983
The operation of a p-n junction diode involves various biasing conditions, including forward bias, reverse bias, and equilibrium.
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
983
Bipolar Junction Transistor01:22

Bipolar Junction Transistor

978
Bipolar Junction Transistors (BJTs) are essential elements in electronic circuits, playing a crucial role in the functionality of amplifiers, memories, and microprocessors. These transistors can be designed as NPN or PNP based on their doping patterns. They consist of three layers: the emitter, base, and collector. The configuration of these layers and their respective doping levels—with N-type or P-type impurities—define the transistor's type and its operational...
978
P-N junction01:11

P-N junction

722
A p-n junction is formed when p-type and n-type semiconductor materials are joined together. At the interface of the p-n junction, holes from the p-side and electrons from the n-side begin to diffuse into the opposite sides due to the concentration gradient. This diffusion of carriers leads to a region around the junction where there are no free charge carriers, known as the depletion region. The charge density within the depletion region for the n-side and p-side can be described by the...
722
Biasing of Metal-Semiconductor Junctions01:27

Biasing of Metal-Semiconductor Junctions

351
Biasing metal-semiconductor junctions involves applying a voltage across the junction. Specifically, the metal is connected to a voltage source, while the semiconductor is grounded. This technique is essential for controlling the direction and magnitude of current flow in electronic devices, including diodes, transistors, and photovoltaic cells.
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
351
MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

505
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
505
Schottky Barrier Diode01:27

Schottky Barrier Diode

531
Schottky barrier diodes are specialized semiconductor devices characterized by their unique construction. This construction involves combining a metal layer with a moderately doped n-type semiconductor material. This combination leads to the formation of a Schottky barrier, a pivotal element that defines the diode's operational characteristics. The core functionality of Schottky barrier diodes is their capacity to allow current to flow in only one direction due to their distinctive...
531

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Hexagonal SiGe Quantum Dots in Nanowires.

Nano letters·2026
Same author

Ferromagnetic superconductivity with excitonic Cooper pairs: Application to Γ-valley twisted semiconductors.

Science advances·2026
Same author

Transdimensional anomalous Hall effect in rhombohedral thin graphite.

Nature·2026
Same author

Anti-topological crystal and non-Abelian liquid in twisted semiconductor bilayers.

Nature communications·2026
Same author

Planar Josephson junctions templated by nanowire shadowing.

Nanotechnology·2026
Same author

Higher-dimensional Fermiology in bulk moiré metals.

Nature·2026

Related Experiment Video

Updated: Sep 26, 2025

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
05:39

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform

Published on: August 2, 2019

9.8K

Supercurrent parity meter in a nanowire Cooper pair transistor.

Ji-Yin Wang1, Constantin Schrade2, Vukan Levajac1

  • 1QuTech and Kavli Institute of NanoScience, Delft University of Technology, 2600 GA Delft, Netherlands.

Science Advances
|April 22, 2022
PubMed
Summary

Researchers explored a Cooper pair transistor in an InSb-Al nanowire. They found a supercurrent phase offset that can measure quantum states, offering a new way to protect quantum information.

More Related Videos

Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping
14:58

Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping

Published on: June 3, 2015

14.9K
Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots
15:47

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots

Published on: November 1, 2013

16.4K

Related Experiment Videos

Last Updated: Sep 26, 2025

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform
05:39

Scalable Quantum Integrated Circuits on Superconducting Two-Dimensional Electron Gas Platform

Published on: August 2, 2019

9.8K
Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping
14:58

Silicon Metal-oxide-semiconductor Quantum Dots for Single-electron Pumping

Published on: June 3, 2015

14.9K
Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots
15:47

Nanofabrication of Gate-defined GaAs/AlGaAs Lateral Quantum Dots

Published on: November 1, 2013

16.4K

Area of Science:

  • Condensed Matter Physics
  • Quantum Information Science
  • Nanotechnology

Background:

  • Cooper pair transistors (CPTs) are crucial for quantum computing.
  • Superconducting islands with subgap states are promising for quantum information storage.
  • Hybrid nanowires offer tunable platforms for exploring quantum phenomena.

Purpose of the Study:

  • To investigate the supercurrent properties of a CPT in an InSb-Al hybrid nanowire.
  • To explore the influence of magnetic fields on subgap states and supercurrents.
  • To demonstrate a method for parity measurements of subgap states using supercurrent interferometry.

Main Methods:

  • Fabrication of an InSb-Al hybrid nanowire CPT.
  • Application of magnetic fields to induce and control subgap levels.
  • Measurement of supercurrents and analysis of phase offsets.
  • Theoretical modeling of Cooper pair cotunneling and parity effects.

Main Results:

  • Isolated subgap levels were observed in the superconducting island.
  • A magnetic field-dependent supercurrent mediated by coherent cotunneling was demonstrated.
  • A phase offset in the supercurrent was found to distinguish even and odd charge ground states.
  • This phase offset persists as subgap states approach zero energy.

Conclusions:

  • The observed phase offset enables parity measurements of subgap states via supercurrent interferometry.
  • This technique offers a potential new avenue for manipulating and protecting quantum information.
  • The InSb-Al hybrid nanowire platform is suitable for fundamental quantum studies and applications.