Related Experiment Video
Updated: Sep 20, 2025

An Experimental Protocol for Assessing the Performance of New Ultrasound Probes Based on CMUT Technology in Application to Brain Imaging
Published on: September 24, 2017
An Ultrasonic Energy Harvesting IC Providing Adjustable Bias Voltage for Pre-Charged CMUT
Abstract:
Ultrasonic wireless power transmission (WPT) using pre-charged capacitive micromachined ultrasonic transducers (CMUT) is drawing great attention due to the easy integration of CMUT with CMOS techniques. Here, we present an integrated circuit (IC) that interfaces with a pre-charged CMUT device for ultrasonic energy harvesting. We implemented an adaptive high voltage charge pump (HVCP) in the proposed IC, which features low power, overvoltage stress (OVS) robustness, and a wide output range. The ultrasonic energy harvesting IC is fabricated in the 180 nm HV BCD process and occupies a 2 × 2.5 mm2 silicon area. The adaptive HVCP offers a 2× - 12× voltage conversion ratio (VCR), thereby providing a wide bias voltage range of 4 V-44 V for the pre-charged CMUT. Moreover, a VCR tunning finite state machine (FSM) implemented in the proposed IC can dynamically adjust the VCR to stabilize the HVCP output (i.e., the pre-charged CMUT bias voltage) to a target voltage in a closed-loop manner. Such a closed-loop control mechanism improves the tolerance of the proposed IC to the received power variation caused by misalignments, amount of transmitted power change, and/or load variation. Besides, the proposed ultrasonic energy harvesting IC has an average power consumption of 35 μW-554 μW corresponding to the HVCP output from 4 V-44 V. The CMUT device with a local surface acoustic intensity of 3.78 mW/mm2, which is well below the FDA limit for power flux (7.2 mW/mm2), can deliver sufficient power to the IC.
More Related Videos
Related Concept Videos
Biasing of FET
In an N-channel JFET, the structure consists of N-type material forming the channel on a P-type substrate, with the...
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...
Biasing of P-N Junction
In equilibrium, no external voltage is applied across the p-n junction. The depletion region is formed at the junction interface due to the diffusion of carriers, which leaves behind charged dopants, acceptors on the p-side, and donors on the n-side. These immobile charges create an electric field that prevents further diffusion of carriers. The related energy band...
Clipper Circuit
The operation of a clipper circuit can be exemplified by analyzing a dual-clipper configuration setup that integrates two ideal diodes, each paired with a biasing...
Design Example: Capacitance Multiplier Circuit
The circuit illustrated in Figure 1 below incorporates two op-amps, with the first operating as a voltage follower and the second acting as an inverting amplifier.
Voltage Doubler Circuit

