Related Experiment Video
Updated: Aug 24, 2025

A Standard and Reliable Method to Fabricate Two-Dimensional Nanoelectronics
Published on: August 28, 2018
Defect-engineered room temperature negative differential resistance in monolayer MoS2 transistors
Wen-Hao Chang1, Chun-I Lu1, Tilo H Yang1
1Department of Physics, National Taiwan Normal University, Taipei 116, Taiwan. ywlan@ntnu.edu.tw.
Abstract:
The negative differential resistance (NDR) effect has been widely investigated for the development of various electronic devices. Apart from traditional semiconductor-based devices, two-dimensional (2D) transition metal dichalcogenide (TMD)-based field-effect transistors (FETs) have also recently exhibited NDR behavior in several of their heterostructures. However, to observe NDR in the form of monolayer MoS2, theoretical prediction has revealed that the material should be more profoundly affected by sulfur (S) vacancy defects. In this work, monolayer MoS2 FETs with a specific amount of S-vacancy defects are fabricated using three approaches, namely chemical treatment (KOH solution), physical treatment (electron beam bombardment), and as-grown MoS2. Based on systematic studies on the correlation of the S-vacancies with both the device's electron transport characteristics and spectroscopic analysis, the NDR has been clearly observed in the defect-engineered monolayer MoS2 FETs with an S-vacancy (VS) amount of ∼5 ± 0.5%. Consequently, stable NDR behavior can be observed at room temperature, and its peak-to-valley ratio can also be effectively modulated via the gate electric field and light intensity. Through these results, it is envisioned that more electronic applications based on defect-engineered layered TMDs will emerge in the near future.
Related Concept Videos
MOS Capacitor
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
MOSFET: Depletion Mode
The primary characteristic of depletion-mode MOSFETs is their ability to conduct current between the drain and source terminals without gate bias. This inherent conductivity...
MOSFET: Enhancement Mode
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
Characteristics of MOSFET
Various vital parameters influence their functionality, which is crucial for theory and electronics applications. First, channel dimensions, precisely length, and width, are pivotal. The size of these channels affects the transistor's ability to carry current and switching speeds; shorter channels typically enable...
MOSFET
In an n-MOSFET, the structure includes n-type source and drain...
Biasing of Metal-Semiconductor Junctions
In Schottky junctions, where the semiconductor is n-type, applying a positive voltage to the metal relative to the semiconductor reduces its Fermi...

