Jove
Visualize
Contact Us
JoVE
x logofacebook logolinkedin logoyoutube logo
ABOUT JoVE
OverviewLeadershipBlogJoVE Help Center
AUTHORS
Publishing ProcessEditorial BoardScope & PoliciesPeer ReviewFAQSubmit
LIBRARIANS
TestimonialsSubscriptionsAccessResourcesLibrary Advisory BoardFAQ
RESEARCH
JoVE JournalMethods CollectionsJoVE Encyclopedia of ExperimentsArchive
EDUCATION
JoVE CoreJoVE BusinessJoVE Science EducationJoVE Lab ManualFaculty Resource CenterFaculty Site
Terms & Conditions of Use
Privacy Policy
Policies

Related Concept Videos

MOS Capacitor01:25

MOS Capacitor

772
A Metal-Oxide-Semiconductor (MOS) capacitor is a fundamental structure used extensively in semiconductor device technology, particularly in the fabrication of integrated circuits and MOSFETs (metal-oxide-semiconductor field-effect transistors). The MOS capacitor consists of three layers: a metal gate, a dielectric oxide, and a semiconductor substrate.
The metal gate is typically made from highly conductive materials such as aluminum or polysilicon. Beneath the metal gate lies a thin layer of...
772
MOSFET01:16

MOSFET

467
The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) plays a pivotal role in modern electronics thanks to its versatility and efficiency in controlling electrical currents. This device, also known as IGFET, MISFET, and MOSFET, has three main terminals: the Source, Drain, and Gate. MOSFETs are classified into n-channel or p-channel types based on the doping characteristics of their substrate and the source or drain regions.
In an n-MOSFET, the structure includes n-type source and drain...
467
Characteristics of MOSFET01:17

Characteristics of MOSFET

373
Metal-oxide-semiconductor field-effect Transistors, or MOSFETs, play a critical role in electronic circuits. They are primarily utilized for amplifying and switching signals.
Various vital parameters influence their functionality, which is crucial for theory and electronics applications. First, channel dimensions, precisely length, and width, are pivotal. The size of these channels affects the transistor's ability to carry current and switching speeds; shorter channels typically enable...
373
MOSFET: Enhancement Mode01:22

MOSFET: Enhancement Mode

333
Enhancement-mode MOSFETs are pivotal components in electronics, distinguished by their capacity to act as highly efficient switches. They are part of the larger family of metal-oxide Semiconductor Field-Effect Transistors (MOSFETs). They are available in two types: p-channel and n-channel, each tailored to specific polarity operations.
In their basic form, enhancement-mode MOSFETs are typically non-conductive when the gate-source voltage (Vgs) is zero. This default 'off' state means no...
333
Metal-Semiconductor Junctions01:24

Metal-Semiconductor Junctions

350
The contact of metal and semiconductor can lead to the formation of a junction with either Schottky or Ohmic behavior.
Schottky Barriers
Schottky barriers arise when a metal with a work function (Φm) contacts a semiconductor with a different work function (Φs). Initially, electrons transfer until the Fermi levels of the metal and semiconductor align at equilibrium. For instance, if Φm > Φs, the semiconductor Fermi level is higher than the metal's before contact. The...
350
Switching of BJT01:22

Switching of BJT

416
Switching behavior in Bipolar Junction Transistors (BJTs) is a fundamental aspect utilized in various electronic circuits, particularly for digital logic applications like switches and amplifiers. In a typical switching circuit, a BJT alternates between cut-off and saturation modes, corresponding to the "off" and "on" states, respectively, thus behaving like an ideal switch.
Cut-off Mode ("Off" State): In this state, both the emitter-base and collector-base junctions are...
416

You might also read

Related Articles

Articles linked to this work by shared authors, journal, and citation graph.

Sort by
Same author

Ambient to Cryogenic High-Frequency Response of Zero-Bias Graphene Photodetectors.

ACS applied materials & interfaces·2026
Same author

Optical Fourier Surfaces for Integrated Photonics.

ACS nano·2026
Same author

Ultra-Precise Dispensing for Rapid and Flexible Through-Silicon Via Filling.

Materials (Basel, Switzerland)·2026
Same author

Atomistic Origin of RTN-like Centers Created and Annihilated by RRAM Write Processes.

Nano letters·2026
Same author

Plasmonic modulator enabling kilometer-range high-throughput sub-THz links for radio access networks.

Nature communications·2026
Same author

Technology Roadmap of Bioinspired Computing Hardware.

ACS nano·2026
Same journal

Dual-Function Halide Exchange Strategy for Simultaneous Sn<sup>4+</sup> Elimination and Stability Enhancement in Pb-Sn Mixed Perovskite Solar Cells.

ACS nano·2026
Same journal

Vertically Stacked Indium Gallium Zinc Oxide-Based Three-Dimensional Integrated Circuits.

ACS nano·2026
Same journal

Tunable Nanoparticle Thin-Film Reveals Distance Dependence of Auger-Mediated Radiation Enhancement in Diffuse Midline Glioma.

ACS nano·2026
Same journal

G-Quadruplex Network Engineering in Ionogels: Realizing Robust Biosensing Interfaces for Plant Electrophysiology.

ACS nano·2026
Same journal

Announcing the 2026 <i>ACS Nano</i> Lectureship and <i>ACS Nano</i> Impact Award Laureates.

ACS nano·2026
Same journal

Ultrafast Self-Assembly of Zeolitic Imidazolate Framework-8 Enables Antibody Orientation for Ultrasensitive Lateral Flow Immunoassays.

ACS nano·2026
See all related articles

Related Experiment Video

Updated: Jun 28, 2025

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
09:49

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx

Published on: May 13, 2020

4.1K

Versatile Nanoscale Three-Terminal Memristive Switch Enabled by Gating.

Mila Lewerenz1, Elias Passerini1, Bojun Cheng2

  • 1TH Zurich, Institute of Electromagnetic Fields (IEF), 8092 Zürich, Switzerland.

ACS Nano
|April 9, 2024
PubMed
Summary
This summary is machine-generated.

This study introduces a novel three-terminal memristor with a gate contact for tunable resistance. The device shows high endurance and a 97% success ratio, making it suitable for IoT and neuromorphic computing.

Keywords:
electrochemical cellsgatingmemristive switchingmemristorresistive switchingthree-terminal

More Related Videos

Assembly and Characterization of Biomolecular Memristors Consisting of Ion Channel-doped Lipid Membranes
08:07

Assembly and Characterization of Biomolecular Memristors Consisting of Ion Channel-doped Lipid Membranes

Published on: March 9, 2019

7.8K
A Method for Growing Bio-memristors from Slime Mold
07:46

A Method for Growing Bio-memristors from Slime Mold

Published on: November 2, 2017

8.9K

Related Experiment Videos

Last Updated: Jun 28, 2025

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx
09:49

In Situ Transmission Electron Microscopy with Biasing and Fabrication of Asymmetric Crossbars Based on Mixed-Phased a-VOx

Published on: May 13, 2020

4.1K
Assembly and Characterization of Biomolecular Memristors Consisting of Ion Channel-doped Lipid Membranes
08:07

Assembly and Characterization of Biomolecular Memristors Consisting of Ion Channel-doped Lipid Membranes

Published on: March 9, 2019

7.8K
A Method for Growing Bio-memristors from Slime Mold
07:46

A Method for Growing Bio-memristors from Slime Mold

Published on: November 2, 2017

8.9K

Area of Science:

  • Materials Science
  • Electrical Engineering
  • Nanotechnology

Background:

  • Memristors are crucial for next-generation computing due to their non-volatility and scalability.
  • Existing memristor designs often lack fine-grained control over their switching characteristics.
  • The integration of a gate contact offers a new pathway for advanced memristor functionality.

Purpose of the Study:

  • To introduce and characterize a novel three-terminal memristor with a gate contact.
  • To demonstrate the tunable resistance and switching behavior of the device.
  • To evaluate the device's performance for potential applications in computing.

Main Methods:

  • Fabrication of a three-terminal memristor with dimensions of 70 nm × 10 nm × 6 nm.
  • Characterization of the device in both I-V mode (tuning set voltage) and pulsing mode (inducing resistance change).
  • Endurance testing under 1 kHz operation with 2.6 million voltage pulses and evaluation of response to pseudorandom bit sequences.

Main Results:

  • The memristor features an ultrasmall footprint (0.07 μm²) and a gate contact for dual operation modes.
  • Gate voltage tuning shifted the set voltage by 69% in I-V mode.
  • The device demonstrated two distinct resistance states, high endurance (tested with 2.6 million pulses), an open eye diagram, and a 97% success ratio in response to pseudorandom bit sequences.

Conclusions:

  • The developed three-terminal memristor offers precise control over resistance states via a gate contact.
  • The device exhibits excellent endurance and reliable data transmission capabilities.
  • This memristor technology shows significant promise for applications in the Internet-of-Things (IoT) and neuromorphic computing architectures.