Related Experiment Video
Updated: Jul 14, 2026

Long-term Continuous EEG Monitoring in Small Rodent Models of Human Disease Using the Epoch Wireless Transmitter System
Published on: July 21, 2015
A Power-Efficient Envelope-Detector-Less Amplitude-Shift-Keying Forward Telemetry for Wirelessly Powered Biomedical
This study introduces an envelope-detector-less (EDL) amplitude-shift-keying (ASK) forward telemetry (FT) demodulator for wireless power/data transfer (WPDT) systems. The novel design significantly reduces power consumption and chip area while maintaining high data accuracy.
Area of Science:
- Electrical Engineering
- Integrated Circuit Design
- Wireless Communication Systems
Background:
- Conventional amplitude-shift-keying (ASK) forward telemetry (FT) demodulators in wireless power/data transfer (WPDT) systems often rely on bulky and power-intensive envelope detectors and analog comparators.
- These components contribute to increased power dissipation and larger chip footprints, limiting the efficiency and miniaturization of WPDT systems.
Purpose of the Study:
- To propose and validate an envelope-detector-less (EDL) ASK FT demodulator for WPDT systems.
- To reduce power dissipation and chip area compared to conventional designs by replacing analog components with a digital controller.
- To maintain efficient demodulation and data accuracy while integrating with wireless power reception circuitry.
Main Methods:
- Development of an EDL ASK FT demodulator utilizing a digital controller instead of an envelope detector and analog comparator.
- Leveraging gate control signals from an AC-DC regulator for wireless power reception to simultaneously manage power and demodulate data.
- Implementation of a digital cleaner to refine control signals and a synchronizer to align frequencies, mitigating noise and ensuring data integrity.
- Fabrication and testing of a 0.25-µm CMOS prototype chip.
Main Results:
- The proposed EDL ASK FT demodulator achieved a significant 38.2% reduction in power dissipation compared to conventional designs.
- The demodulator occupies a minimal silicon area of 0.023 mm².
- A low bit error rate (BER) of less than 10⁻⁴ was achieved while maintaining a regulated load voltage of 4.5 V.
Conclusions:
- The EDL ASK FT demodulator offers a highly efficient and compact solution for WPDT systems.
- The digital approach effectively replaces power-hungry analog components, leading to substantial power savings and area reduction.
- The demonstrated performance, including low BER and stable voltage regulation, validates the effectiveness of the proposed design for practical WPDT applications.
More Related Videos
06:58Non-restraining EEG Radiotelemetry: Epidural and Deep Intracerebral Stereotaxic EEG Electrode Placement
Published on: June 25, 2016
08:25Construction of a Wireless-Enabled Endoscopically Implantable Sensor for pH Monitoring with Zero-Bias Schottky Diode-based Receiver
Published on: August 27, 2021
Related Concept Videos
Maximum Power Transfer
By substituting the entire circuit with...
Applications of EMF Measurements